[riscv-isa-sim.git] / riscv / insns / mffh_d.h

require_fp;
RD = sext32(FRS2 >> 32);