[riscv-isa-sim.git] / riscv / insns / mftx_s.h

require_fp;
RD = sext32(FRS1);