0102d3651009ab274350f142c4376e9d664b994a
[riscv-isa-sim.git] / riscv / insns / mul.h
1 require_extension('M');
2 WRITE_RD(sext_xlen(RS1 * RS2));