9c81285022b4746fcf57329f5a1b82260f7b25e0
[riscv-isa-sim.git] / riscv / insns / mul.h
1 require64;
2 RC = RA * RB;