d1c80377b6cebfd04e0372a5403410ebb7ef1c21
[riscv-isa-sim.git] / riscv / insns / s_d.h
1 require_fp;
2 mmu.store_uint64(RB+SIMM, FRA);