[riscv-isa-sim.git] / riscv / insns / sd.h

require64;
mmu.store_uint64(RS1+BIMM, RS2);