projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
f694a2ff3ce019a24881f8d528c200f08107ecfe
[riscv-isa-sim.git]
/
riscv
/
insns
/
sllw.h
1
RC
=
sext32
(
RB
<< (
RA
&
0x1F
));