e7736c9e448e169ed6a12e4066c99e1f80770ccc
[riscv-isa-sim.git] / riscv / insns / sub.h
1 require64;
2 RD = RS1 - RS2;