[riscv-isa-sim.git] / riscv / insns / subw.h

RC = sext32(RA - RB);