projects
/
libreriscv.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
history
|
raw
|
HEAD
add more interfaces
[libreriscv.git]
/
shakti
/
m_class
/
RGMII.mdwn
1
# RGMII Gigabit Ethernet PHY
2
3
*
4
* <https://github.com/alexforencich/verilog-ethernet/blob/master/rtl/eth_mac_1g_rgmii.v>