projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
ac: add has_clear_state to ac_gpu_info
[mesa.git] / src / amd / common / ac_gpu_info.c
1 /*
2 * Copyright © 2017 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining
5 * a copy of this software and associated documentation files (the
6 * "Software"), to deal in the Software without restriction, including
7 * without limitation the rights to use, copy, modify, merge, publish,
8 * distribute, sub license, and/or sell copies of the Software, and to
9 * permit persons to whom the Software is furnished to do so, subject to
10 * the following conditions:
11 *
12 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
13 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
14 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
15 * NON-INFRINGEMENT. IN NO EVENT SHALL THE COPYRIGHT HOLDERS, AUTHORS
16 * AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
17 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
18 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
19 * USE OR OTHER DEALINGS IN THE SOFTWARE.
20 *
21 * The above copyright notice and this permission notice (including the
22 * next paragraph) shall be included in all copies or substantial portions
23 * of the Software.
24 */
25
26 #include "ac_gpu_info.h"
27 #include "sid.h"
28
29 #include "util/macros.h"
30 #include "util/u_math.h"
31
32 #include <stdio.h>
33
34 #include <xf86drm.h>
35 #include <amdgpu_drm.h>
36
37 #include <amdgpu.h>
38
39 #define CIK_TILE_MODE_COLOR_2D 14
40
41 #define CIK__GB_TILE_MODE__PIPE_CONFIG(x) (((x) >> 6) & 0x1f)
42 #define CIK__PIPE_CONFIG__ADDR_SURF_P2 0
43 #define CIK__PIPE_CONFIG__ADDR_SURF_P4_8x16 4
44 #define CIK__PIPE_CONFIG__ADDR_SURF_P4_16x16 5
45 #define CIK__PIPE_CONFIG__ADDR_SURF_P4_16x32 6
46 #define CIK__PIPE_CONFIG__ADDR_SURF_P4_32x32 7
47 #define CIK__PIPE_CONFIG__ADDR_SURF_P8_16x16_8x16 8
48 #define CIK__PIPE_CONFIG__ADDR_SURF_P8_16x32_8x16 9
49 #define CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_8x16 10
50 #define CIK__PIPE_CONFIG__ADDR_SURF_P8_16x32_16x16 11
51 #define CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_16x16 12
52 #define CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_16x32 13
53 #define CIK__PIPE_CONFIG__ADDR_SURF_P8_32x64_32x32 14
54 #define CIK__PIPE_CONFIG__ADDR_SURF_P16_32X32_8X16 16
55 #define CIK__PIPE_CONFIG__ADDR_SURF_P16_32X32_16X16 17
56
57 static unsigned cik_get_num_tile_pipes(struct amdgpu_gpu_info *info)
58 {
59 unsigned mode2d = info->gb_tile_mode[CIK_TILE_MODE_COLOR_2D];
60
61 switch (CIK__GB_TILE_MODE__PIPE_CONFIG(mode2d)) {
62 case CIK__PIPE_CONFIG__ADDR_SURF_P2:
63 return 2;
64 case CIK__PIPE_CONFIG__ADDR_SURF_P4_8x16:
65 case CIK__PIPE_CONFIG__ADDR_SURF_P4_16x16:
66 case CIK__PIPE_CONFIG__ADDR_SURF_P4_16x32:
67 case CIK__PIPE_CONFIG__ADDR_SURF_P4_32x32:
68 return 4;
69 case CIK__PIPE_CONFIG__ADDR_SURF_P8_16x16_8x16:
70 case CIK__PIPE_CONFIG__ADDR_SURF_P8_16x32_8x16:
71 case CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_8x16:
72 case CIK__PIPE_CONFIG__ADDR_SURF_P8_16x32_16x16:
73 case CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_16x16:
74 case CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_16x32:
75 case CIK__PIPE_CONFIG__ADDR_SURF_P8_32x64_32x32:
76 return 8;
77 case CIK__PIPE_CONFIG__ADDR_SURF_P16_32X32_8X16:
78 case CIK__PIPE_CONFIG__ADDR_SURF_P16_32X32_16X16:
79 return 16;
80 default:
81 fprintf(stderr, "Invalid GFX7 pipe configuration, assuming P2\n");
82 assert(!"this should never occur");
83 return 2;
84 }
85 }
86
87 static bool has_syncobj(int fd)
88 {
89 uint64_t value;
90 if (drmGetCap(fd, DRM_CAP_SYNCOBJ, &value))
91 return false;
92 return value ? true : false;
93 }
94
95 bool ac_query_gpu_info(int fd, void *dev_p,
96 struct radeon_info *info,
97 struct amdgpu_gpu_info *amdinfo)
98 {
99 struct drm_amdgpu_info_device device_info = {};
100 struct amdgpu_buffer_size_alignments alignment_info = {};
101 struct drm_amdgpu_info_hw_ip dma = {}, compute = {}, uvd = {};
102 struct drm_amdgpu_info_hw_ip uvd_enc = {}, vce = {}, vcn_dec = {}, vcn_jpeg = {};
103 struct drm_amdgpu_info_hw_ip vcn_enc = {}, gfx = {};
104 struct amdgpu_gds_resource_info gds = {};
105 uint32_t vce_version = 0, vce_feature = 0, uvd_version = 0, uvd_feature = 0;
106 int r, i, j;
107 amdgpu_device_handle dev = dev_p;
108 drmDevicePtr devinfo;
109
110 /* Get PCI info. */
111 r = drmGetDevice2(fd, 0, &devinfo);
112 if (r) {
113 fprintf(stderr, "amdgpu: drmGetDevice2 failed.\n");
114 return false;
115 }
116 info->pci_domain = devinfo->businfo.pci->domain;
117 info->pci_bus = devinfo->businfo.pci->bus;
118 info->pci_dev = devinfo->businfo.pci->dev;
119 info->pci_func = devinfo->businfo.pci->func;
120 drmFreeDevice(&devinfo);
121
122 assert(info->drm_major == 3);
123 info->is_amdgpu = true;
124
125 /* Query hardware and driver information. */
126 r = amdgpu_query_gpu_info(dev, amdinfo);
127 if (r) {
128 fprintf(stderr, "amdgpu: amdgpu_query_gpu_info failed.\n");
129 return false;
130 }
131
132 r = amdgpu_query_info(dev, AMDGPU_INFO_DEV_INFO, sizeof(device_info),
133 &device_info);
134 if (r) {
135 fprintf(stderr, "amdgpu: amdgpu_query_info(dev_info) failed.\n");
136 return false;
137 }
138
139 r = amdgpu_query_buffer_size_alignment(dev, &alignment_info);
140 if (r) {
141 fprintf(stderr, "amdgpu: amdgpu_query_buffer_size_alignment failed.\n");
142 return false;
143 }
144
145 r = amdgpu_query_hw_ip_info(dev, AMDGPU_HW_IP_DMA, 0, &dma);
146 if (r) {
147 fprintf(stderr, "amdgpu: amdgpu_query_hw_ip_info(dma) failed.\n");
148 return false;
149 }
150
151 r = amdgpu_query_hw_ip_info(dev, AMDGPU_HW_IP_GFX, 0, &gfx);
152 if (r) {
153 fprintf(stderr, "amdgpu: amdgpu_query_hw_ip_info(gfx) failed.\n");
154 return false;
155 }
156
157 r = amdgpu_query_hw_ip_info(dev, AMDGPU_HW_IP_COMPUTE, 0, &compute);
158 if (r) {
159 fprintf(stderr, "amdgpu: amdgpu_query_hw_ip_info(compute) failed.\n");
160 return false;
161 }
162
163 r = amdgpu_query_hw_ip_info(dev, AMDGPU_HW_IP_UVD, 0, &uvd);
164 if (r) {
165 fprintf(stderr, "amdgpu: amdgpu_query_hw_ip_info(uvd) failed.\n");
166 return false;
167 }
168
169 if (info->drm_minor >= 17) {
170 r = amdgpu_query_hw_ip_info(dev, AMDGPU_HW_IP_UVD_ENC, 0, &uvd_enc);
171 if (r) {
172 fprintf(stderr, "amdgpu: amdgpu_query_hw_ip_info(uvd_enc) failed.\n");
173 return false;
174 }
175 }
176
177 if (info->drm_minor >= 17) {
178 r = amdgpu_query_hw_ip_info(dev, AMDGPU_HW_IP_VCN_DEC, 0, &vcn_dec);
179 if (r) {
180 fprintf(stderr, "amdgpu: amdgpu_query_hw_ip_info(vcn_dec) failed.\n");
181 return false;
182 }
183 }
184
185 if (info->drm_minor >= 17) {
186 r = amdgpu_query_hw_ip_info(dev, AMDGPU_HW_IP_VCN_ENC, 0, &vcn_enc);
187 if (r) {
188 fprintf(stderr, "amdgpu: amdgpu_query_hw_ip_info(vcn_enc) failed.\n");
189 return false;
190 }
191 }
192
193 if (info->drm_minor >= 27) {
194 r = amdgpu_query_hw_ip_info(dev, AMDGPU_HW_IP_VCN_JPEG, 0, &vcn_jpeg);
195 if (r) {
196 fprintf(stderr, "amdgpu: amdgpu_query_hw_ip_info(vcn_jpeg) failed.\n");
197 return false;
198 }
199 }
200
201 r = amdgpu_query_firmware_version(dev, AMDGPU_INFO_FW_GFX_ME, 0, 0,
202 &info->me_fw_version,
203 &info->me_fw_feature);
204 if (r) {
205 fprintf(stderr, "amdgpu: amdgpu_query_firmware_version(me) failed.\n");
206 return false;
207 }
208
209 r = amdgpu_query_firmware_version(dev, AMDGPU_INFO_FW_GFX_PFP, 0, 0,
210 &info->pfp_fw_version,
211 &info->pfp_fw_feature);
212 if (r) {
213 fprintf(stderr, "amdgpu: amdgpu_query_firmware_version(pfp) failed.\n");
214 return false;
215 }
216
217 r = amdgpu_query_firmware_version(dev, AMDGPU_INFO_FW_GFX_CE, 0, 0,
218 &info->ce_fw_version,
219 &info->ce_fw_feature);
220 if (r) {
221 fprintf(stderr, "amdgpu: amdgpu_query_firmware_version(ce) failed.\n");
222 return false;
223 }
224
225 r = amdgpu_query_firmware_version(dev, AMDGPU_INFO_FW_UVD, 0, 0,
226 &uvd_version, &uvd_feature);
227 if (r) {
228 fprintf(stderr, "amdgpu: amdgpu_query_firmware_version(uvd) failed.\n");
229 return false;
230 }
231
232 r = amdgpu_query_hw_ip_info(dev, AMDGPU_HW_IP_VCE, 0, &vce);
233 if (r) {
234 fprintf(stderr, "amdgpu: amdgpu_query_hw_ip_info(vce) failed.\n");
235 return false;
236 }
237
238 r = amdgpu_query_firmware_version(dev, AMDGPU_INFO_FW_VCE, 0, 0,
239 &vce_version, &vce_feature);
240 if (r) {
241 fprintf(stderr, "amdgpu: amdgpu_query_firmware_version(vce) failed.\n");
242 return false;
243 }
244
245 r = amdgpu_query_sw_info(dev, amdgpu_sw_info_address32_hi, &info->address32_hi);
246 if (r) {
247 fprintf(stderr, "amdgpu: amdgpu_query_sw_info(address32_hi) failed.\n");
248 return false;
249 }
250
251 r = amdgpu_query_gds_info(dev, &gds);
252 if (r) {
253 fprintf(stderr, "amdgpu: amdgpu_query_gds_info failed.\n");
254 return false;
255 }
256
257 if (info->drm_minor >= 9) {
258 struct drm_amdgpu_memory_info meminfo = {};
259
260 r = amdgpu_query_info(dev, AMDGPU_INFO_MEMORY, sizeof(meminfo), &meminfo);
261 if (r) {
262 fprintf(stderr, "amdgpu: amdgpu_query_info(memory) failed.\n");
263 return false;
264 }
265
266 /* Note: usable_heap_size values can be random and can't be relied on. */
267 info->gart_size = meminfo.gtt.total_heap_size;
268 info->vram_size = meminfo.vram.total_heap_size;
269 info->vram_vis_size = meminfo.cpu_accessible_vram.total_heap_size;
270 } else {
271 /* This is a deprecated interface, which reports usable sizes
272 * (total minus pinned), but the pinned size computation is
273 * buggy, so the values returned from these functions can be
274 * random.
275 */
276 struct amdgpu_heap_info vram, vram_vis, gtt;
277
278 r = amdgpu_query_heap_info(dev, AMDGPU_GEM_DOMAIN_VRAM, 0, &vram);
279 if (r) {
280 fprintf(stderr, "amdgpu: amdgpu_query_heap_info(vram) failed.\n");
281 return false;
282 }
283
284 r = amdgpu_query_heap_info(dev, AMDGPU_GEM_DOMAIN_VRAM,
285 AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED,
286 &vram_vis);
287 if (r) {
288 fprintf(stderr, "amdgpu: amdgpu_query_heap_info(vram_vis) failed.\n");
289 return false;
290 }
291
292 r = amdgpu_query_heap_info(dev, AMDGPU_GEM_DOMAIN_GTT, 0, &gtt);
293 if (r) {
294 fprintf(stderr, "amdgpu: amdgpu_query_heap_info(gtt) failed.\n");
295 return false;
296 }
297
298 info->gart_size = gtt.heap_size;
299 info->vram_size = vram.heap_size;
300 info->vram_vis_size = vram_vis.heap_size;
301 }
302
303 /* Set chip identification. */
304 info->pci_id = amdinfo->asic_id; /* TODO: is this correct? */
305 info->vce_harvest_config = amdinfo->vce_harvest_config;
306
307 switch (info->pci_id) {
308 #define CHIPSET(pci_id, cfamily) \
309 case pci_id: \
310 info->family = CHIP_##cfamily; \
311 info->name = #cfamily; \
312 break;
313 #include "pci_ids/radeonsi_pci_ids.h"
314 #undef CHIPSET
315
316 default:
317 fprintf(stderr, "amdgpu: Invalid PCI ID.\n");
318 return false;
319 }
320
321 /* Raven2 uses the same PCI IDs as Raven1, but different revision IDs. */
322 if (info->family == CHIP_RAVEN && amdinfo->chip_rev >= 0x8) {
323 info->family = CHIP_RAVEN2;
324 info->name = "RAVEN2";
325 }
326
327 if (info->family >= CHIP_NAVI10)
328 info->chip_class = GFX10;
329 else if (info->family >= CHIP_VEGA10)
330 info->chip_class = GFX9;
331 else if (info->family >= CHIP_TONGA)
332 info->chip_class = GFX8;
333 else if (info->family >= CHIP_BONAIRE)
334 info->chip_class = GFX7;
335 else if (info->family >= CHIP_TAHITI)
336 info->chip_class = GFX6;
337 else {
338 fprintf(stderr, "amdgpu: Unknown family.\n");
339 return false;
340 }
341
342 info->family_id = amdinfo->family_id;
343 info->chip_external_rev = amdinfo->chip_external_rev;
344 info->marketing_name = amdgpu_get_marketing_name(dev);
345 info->is_pro_graphics = info->marketing_name &&
346 (!strcmp(info->marketing_name, "Pro") ||
347 !strcmp(info->marketing_name, "PRO") ||
348 !strcmp(info->marketing_name, "Frontier"));
349
350 /* Set which chips have dedicated VRAM. */
351 info->has_dedicated_vram =
352 !(amdinfo->ids_flags & AMDGPU_IDS_FLAGS_FUSION);
353
354 /* The kernel can split large buffers in VRAM but not in GTT, so large
355 * allocations can fail or cause buffer movement failures in the kernel.
356 */
357 if (info->has_dedicated_vram)
358 info->max_alloc_size = info->vram_size * 0.8;
359 else
360 info->max_alloc_size = info->gart_size * 0.7;
361
362 /* Set hardware information. */
363 info->gds_size = gds.gds_total_size;
364 info->gds_gfx_partition_size = gds.gds_gfx_partition_size;
365 /* convert the shader clock from KHz to MHz */
366 info->max_shader_clock = amdinfo->max_engine_clk / 1000;
367 info->num_tcc_blocks = device_info.num_tcc_blocks;
368 info->max_se = amdinfo->num_shader_engines;
369 info->max_sh_per_se = amdinfo->num_shader_arrays_per_engine;
370 info->has_hw_decode =
371 (uvd.available_rings != 0) || (vcn_dec.available_rings != 0) ||
372 (vcn_jpeg.available_rings != 0);
373 info->uvd_fw_version =
374 uvd.available_rings ? uvd_version : 0;
375 info->vce_fw_version =
376 vce.available_rings ? vce_version : 0;
377 info->uvd_enc_supported =
378 uvd_enc.available_rings ? true : false;
379 info->has_userptr = true;
380 info->has_syncobj = has_syncobj(fd);
381 info->has_syncobj_wait_for_submit = info->has_syncobj && info->drm_minor >= 20;
382 info->has_fence_to_handle = info->has_syncobj && info->drm_minor >= 21;
383 info->has_ctx_priority = info->drm_minor >= 22;
384 info->has_local_buffers = info->drm_minor >= 20;
385 info->kernel_flushes_hdp_before_ib = true;
386 info->htile_cmask_support_1d_tiling = true;
387 info->si_TA_CS_BC_BASE_ADDR_allowed = true;
388 info->has_bo_metadata = true;
389 info->has_gpu_reset_status_query = true;
390 info->has_eqaa_surface_allocator = true;
391 info->has_format_bc1_through_bc7 = true;
392 /* DRM 3.1.0 doesn't flush TC for GFX8 correctly. */
393 info->kernel_flushes_tc_l2_after_ib = info->chip_class != GFX8 ||
394 info->drm_minor >= 2;
395 info->has_indirect_compute_dispatch = true;
396 /* GFX6 doesn't support unaligned loads. */
397 info->has_unaligned_shader_loads = info->chip_class != GFX6;
398 /* Disable sparse mappings on GFX6 due to VM faults in CP DMA. Enable them once
399 * these faults are mitigated in software.
400 * Disable sparse mappings on GFX9 due to hangs.
401 */
402 info->has_sparse_vm_mappings =
403 info->chip_class >= GFX7 && info->chip_class <= GFX8 &&
404 info->drm_minor >= 13;
405 info->has_2d_tiling = true;
406 info->has_read_registers_query = true;
407 info->has_scheduled_fence_dependency = info->drm_minor >= 28;
408
409 info->pa_sc_tile_steering_override = device_info.pa_sc_tile_steering_override;
410 info->num_render_backends = amdinfo->rb_pipes;
411 /* The value returned by the kernel driver was wrong. */
412 if (info->family == CHIP_KAVERI)
413 info->num_render_backends = 2;
414
415 info->clock_crystal_freq = amdinfo->gpu_counter_freq;
416 if (!info->clock_crystal_freq) {
417 fprintf(stderr, "amdgpu: clock crystal frequency is 0, timestamps will be wrong\n");
418 info->clock_crystal_freq = 1;
419 }
420 if (info->chip_class >= GFX10) {
421 info->tcc_cache_line_size = 128;
422 } else {
423 info->tcc_cache_line_size = 64;
424 }
425 info->gb_addr_config = amdinfo->gb_addr_cfg;
426 if (info->chip_class == GFX9) {
427 info->num_tile_pipes = 1 << G_0098F8_NUM_PIPES(amdinfo->gb_addr_cfg);
428 info->pipe_interleave_bytes =
429 256 << G_0098F8_PIPE_INTERLEAVE_SIZE_GFX9(amdinfo->gb_addr_cfg);
430 } else {
431 info->num_tile_pipes = cik_get_num_tile_pipes(amdinfo);
432 info->pipe_interleave_bytes =
433 256 << G_0098F8_PIPE_INTERLEAVE_SIZE_GFX6(amdinfo->gb_addr_cfg);
434 }
435 info->r600_has_virtual_memory = true;
436
437 assert(util_is_power_of_two_or_zero(dma.available_rings + 1));
438 assert(util_is_power_of_two_or_zero(compute.available_rings + 1));
439
440 info->has_graphics = gfx.available_rings > 0;
441 info->num_sdma_rings = util_bitcount(dma.available_rings);
442 info->num_compute_rings = util_bitcount(compute.available_rings);
443
444 /* The mere presence of CLEAR_STATE in the IB causes random GPU hangs
445 * on GFX6. Some CLEAR_STATE cause asic hang on radeon kernel, etc.
446 * SPI_VS_OUT_CONFIG. So only enable GFX7 CLEAR_STATE on amdgpu kernel.
447 */
448 info->has_clear_state = info->chip_class >= GFX7;
449
450 /* Get the number of good compute units. */
451 info->num_good_compute_units = 0;
452 for (i = 0; i < info->max_se; i++)
453 for (j = 0; j < info->max_sh_per_se; j++)
454 info->num_good_compute_units +=
455 util_bitcount(amdinfo->cu_bitmap[i][j]);
456 info->num_good_cu_per_sh = info->num_good_compute_units /
457 (info->max_se * info->max_sh_per_se);
458
459 memcpy(info->si_tile_mode_array, amdinfo->gb_tile_mode,
460 sizeof(amdinfo->gb_tile_mode));
461 info->enabled_rb_mask = amdinfo->enabled_rb_pipes_mask;
462
463 memcpy(info->cik_macrotile_mode_array, amdinfo->gb_macro_tile_mode,
464 sizeof(amdinfo->gb_macro_tile_mode));
465
466 info->pte_fragment_size = alignment_info.size_local;
467 info->gart_page_size = alignment_info.size_remote;
468
469 if (info->chip_class == GFX6)
470 info->gfx_ib_pad_with_type2 = true;
471
472 unsigned ib_align = 0;
473 ib_align = MAX2(ib_align, gfx.ib_start_alignment);
474 ib_align = MAX2(ib_align, compute.ib_start_alignment);
475 ib_align = MAX2(ib_align, dma.ib_start_alignment);
476 ib_align = MAX2(ib_align, uvd.ib_start_alignment);
477 ib_align = MAX2(ib_align, uvd_enc.ib_start_alignment);
478 ib_align = MAX2(ib_align, vce.ib_start_alignment);
479 ib_align = MAX2(ib_align, vcn_dec.ib_start_alignment);
480 ib_align = MAX2(ib_align, vcn_enc.ib_start_alignment);
481 ib_align = MAX2(ib_align, vcn_jpeg.ib_start_alignment);
482 assert(ib_align);
483 info->ib_start_alignment = ib_align;
484
485 if (info->drm_minor >= 31 &&
486 (info->family == CHIP_RAVEN ||
487 info->family == CHIP_RAVEN2 ||
488 info->family == CHIP_RENOIR)) {
489 if (info->num_render_backends == 1)
490 info->use_display_dcc_unaligned = true;
491 else
492 info->use_display_dcc_with_retile_blit = true;
493 }
494
495 info->has_gds_ordered_append = info->chip_class >= GFX7 &&
496 info->drm_minor >= 29;
497 return true;
498 }
499
500 void ac_compute_driver_uuid(char *uuid, size_t size)
501 {
502 char amd_uuid[] = "AMD-MESA-DRV";
503
504 assert(size >= sizeof(amd_uuid));
505
506 memset(uuid, 0, size);
507 strncpy(uuid, amd_uuid, size);
508 }
509
510 void ac_compute_device_uuid(struct radeon_info *info, char *uuid, size_t size)
511 {
512 uint32_t *uint_uuid = (uint32_t*)uuid;
513
514 assert(size >= sizeof(uint32_t)*4);
515
516 /**
517 * Use the device info directly instead of using a sha1. GL/VK UUIDs
518 * are 16 byte vs 20 byte for sha1, and the truncation that would be
519 * required would get rid of part of the little entropy we have.
520 * */
521 memset(uuid, 0, size);
522 uint_uuid[0] = info->pci_domain;
523 uint_uuid[1] = info->pci_bus;
524 uint_uuid[2] = info->pci_dev;
525 uint_uuid[3] = info->pci_func;
526 }
527
528 void ac_print_gpu_info(struct radeon_info *info)
529 {
530 printf("Device info:\n");
531 printf(" pci (domain:bus:dev.func): %04x:%02x:%02x.%x\n",
532 info->pci_domain, info->pci_bus,
533 info->pci_dev, info->pci_func);
534 printf(" pci_id = 0x%x\n", info->pci_id);
535 printf(" family = %i\n", info->family);
536 printf(" chip_class = %i\n", info->chip_class);
537 printf(" chip_external_rev = %i\n", info->chip_external_rev);
538 printf(" num_compute_rings = %u\n", info->num_compute_rings);
539 printf(" num_sdma_rings = %i\n", info->num_sdma_rings);
540 printf(" clock_crystal_freq = %i\n", info->clock_crystal_freq);
541 printf(" tcc_cache_line_size = %u\n", info->tcc_cache_line_size);
542
543 printf(" use_display_dcc_unaligned = %u\n", info->use_display_dcc_unaligned);
544 printf(" use_display_dcc_with_retile_blit = %u\n", info->use_display_dcc_with_retile_blit);
545
546 printf("Memory info:\n");
547 printf(" pte_fragment_size = %u\n", info->pte_fragment_size);
548 printf(" gart_page_size = %u\n", info->gart_page_size);
549 printf(" gart_size = %i MB\n", (int)DIV_ROUND_UP(info->gart_size, 1024*1024));
550 printf(" vram_size = %i MB\n", (int)DIV_ROUND_UP(info->vram_size, 1024*1024));
551 printf(" vram_vis_size = %i MB\n", (int)DIV_ROUND_UP(info->vram_vis_size, 1024*1024));
552 printf(" gds_size = %u kB\n", info->gds_size / 1024);
553 printf(" gds_gfx_partition_size = %u kB\n", info->gds_gfx_partition_size / 1024);
554 printf(" max_alloc_size = %i MB\n",
555 (int)DIV_ROUND_UP(info->max_alloc_size, 1024*1024));
556 printf(" min_alloc_size = %u\n", info->min_alloc_size);
557 printf(" address32_hi = %u\n", info->address32_hi);
558 printf(" has_dedicated_vram = %u\n", info->has_dedicated_vram);
559
560 printf("CP info:\n");
561 printf(" gfx_ib_pad_with_type2 = %i\n", info->gfx_ib_pad_with_type2);
562 printf(" ib_start_alignment = %u\n", info->ib_start_alignment);
563 printf(" me_fw_version = %i\n", info->me_fw_version);
564 printf(" me_fw_feature = %i\n", info->me_fw_feature);
565 printf(" pfp_fw_version = %i\n", info->pfp_fw_version);
566 printf(" pfp_fw_feature = %i\n", info->pfp_fw_feature);
567 printf(" ce_fw_version = %i\n", info->ce_fw_version);
568 printf(" ce_fw_feature = %i\n", info->ce_fw_feature);
569
570 printf("Multimedia info:\n");
571 printf(" has_hw_decode = %u\n", info->has_hw_decode);
572 printf(" uvd_enc_supported = %u\n", info->uvd_enc_supported);
573 printf(" uvd_fw_version = %u\n", info->uvd_fw_version);
574 printf(" vce_fw_version = %u\n", info->vce_fw_version);
575 printf(" vce_harvest_config = %i\n", info->vce_harvest_config);
576
577 printf("Kernel & winsys capabilities:\n");
578 printf(" drm = %i.%i.%i\n", info->drm_major,
579 info->drm_minor, info->drm_patchlevel);
580 printf(" has_userptr = %i\n", info->has_userptr);
581 printf(" has_syncobj = %u\n", info->has_syncobj);
582 printf(" has_syncobj_wait_for_submit = %u\n", info->has_syncobj_wait_for_submit);
583 printf(" has_fence_to_handle = %u\n", info->has_fence_to_handle);
584 printf(" has_ctx_priority = %u\n", info->has_ctx_priority);
585 printf(" has_local_buffers = %u\n", info->has_local_buffers);
586 printf(" kernel_flushes_hdp_before_ib = %u\n", info->kernel_flushes_hdp_before_ib);
587 printf(" htile_cmask_support_1d_tiling = %u\n", info->htile_cmask_support_1d_tiling);
588 printf(" si_TA_CS_BC_BASE_ADDR_allowed = %u\n", info->si_TA_CS_BC_BASE_ADDR_allowed);
589 printf(" has_bo_metadata = %u\n", info->has_bo_metadata);
590 printf(" has_gpu_reset_status_query = %u\n", info->has_gpu_reset_status_query);
591 printf(" has_eqaa_surface_allocator = %u\n", info->has_eqaa_surface_allocator);
592 printf(" has_format_bc1_through_bc7 = %u\n", info->has_format_bc1_through_bc7);
593 printf(" kernel_flushes_tc_l2_after_ib = %u\n", info->kernel_flushes_tc_l2_after_ib);
594 printf(" has_indirect_compute_dispatch = %u\n", info->has_indirect_compute_dispatch);
595 printf(" has_unaligned_shader_loads = %u\n", info->has_unaligned_shader_loads);
596 printf(" has_sparse_vm_mappings = %u\n", info->has_sparse_vm_mappings);
597 printf(" has_2d_tiling = %u\n", info->has_2d_tiling);
598 printf(" has_read_registers_query = %u\n", info->has_read_registers_query);
599 printf(" has_gds_ordered_append = %u\n", info->has_gds_ordered_append);
600 printf(" has_scheduled_fence_dependency = %u\n", info->has_scheduled_fence_dependency);
601
602 printf("Shader core info:\n");
603 printf(" max_shader_clock = %i\n", info->max_shader_clock);
604 printf(" num_good_compute_units = %i\n", info->num_good_compute_units);
605 printf(" num_good_cu_per_sh = %i\n", info->num_good_cu_per_sh);
606 printf(" num_tcc_blocks = %i\n", info->num_tcc_blocks);
607 printf(" max_se = %i\n", info->max_se);
608 printf(" max_sh_per_se = %i\n", info->max_sh_per_se);
609
610 printf("Render backend info:\n");
611 printf(" pa_sc_tile_steering_override = 0x%x\n", info->pa_sc_tile_steering_override);
612 printf(" num_render_backends = %i\n", info->num_render_backends);
613 printf(" num_tile_pipes = %i\n", info->num_tile_pipes);
614 printf(" pipe_interleave_bytes = %i\n", info->pipe_interleave_bytes);
615 printf(" enabled_rb_mask = 0x%x\n", info->enabled_rb_mask);
616 printf(" max_alignment = %u\n", (unsigned)info->max_alignment);
617
618 printf("GB_ADDR_CONFIG:\n");
619 if (info->chip_class >= GFX9) {
620 printf(" num_pipes = %u\n",
621 1 << G_0098F8_NUM_PIPES(info->gb_addr_config));
622 printf(" pipe_interleave_size = %u\n",
623 256 << G_0098F8_PIPE_INTERLEAVE_SIZE_GFX9(info->gb_addr_config));
624 printf(" max_compressed_frags = %u\n",
625 1 << G_0098F8_MAX_COMPRESSED_FRAGS(info->gb_addr_config));
626 printf(" bank_interleave_size = %u\n",
627 1 << G_0098F8_BANK_INTERLEAVE_SIZE(info->gb_addr_config));
628 printf(" num_banks = %u\n",
629 1 << G_0098F8_NUM_BANKS(info->gb_addr_config));
630 printf(" shader_engine_tile_size = %u\n",
631 16 << G_0098F8_SHADER_ENGINE_TILE_SIZE(info->gb_addr_config));
632 printf(" num_shader_engines = %u\n",
633 1 << G_0098F8_NUM_SHADER_ENGINES_GFX9(info->gb_addr_config));
634 printf(" num_gpus = %u (raw)\n",
635 G_0098F8_NUM_GPUS_GFX9(info->gb_addr_config));
636 printf(" multi_gpu_tile_size = %u (raw)\n",
637 G_0098F8_MULTI_GPU_TILE_SIZE(info->gb_addr_config));
638 printf(" num_rb_per_se = %u\n",
639 1 << G_0098F8_NUM_RB_PER_SE(info->gb_addr_config));
640 printf(" row_size = %u\n",
641 1024 << G_0098F8_ROW_SIZE(info->gb_addr_config));
642 printf(" num_lower_pipes = %u (raw)\n",
643 G_0098F8_NUM_LOWER_PIPES(info->gb_addr_config));
644 printf(" se_enable = %u (raw)\n",
645 G_0098F8_SE_ENABLE(info->gb_addr_config));
646 } else {
647 printf(" num_pipes = %u\n",
648 1 << G_0098F8_NUM_PIPES(info->gb_addr_config));
649 printf(" pipe_interleave_size = %u\n",
650 256 << G_0098F8_PIPE_INTERLEAVE_SIZE_GFX6(info->gb_addr_config));
651 printf(" bank_interleave_size = %u\n",
652 1 << G_0098F8_BANK_INTERLEAVE_SIZE(info->gb_addr_config));
653 printf(" num_shader_engines = %u\n",
654 1 << G_0098F8_NUM_SHADER_ENGINES_GFX6(info->gb_addr_config));
655 printf(" shader_engine_tile_size = %u\n",
656 16 << G_0098F8_SHADER_ENGINE_TILE_SIZE(info->gb_addr_config));
657 printf(" num_gpus = %u (raw)\n",
658 G_0098F8_NUM_GPUS_GFX6(info->gb_addr_config));
659 printf(" multi_gpu_tile_size = %u (raw)\n",
660 G_0098F8_MULTI_GPU_TILE_SIZE(info->gb_addr_config));
661 printf(" row_size = %u\n",
662 1024 << G_0098F8_ROW_SIZE(info->gb_addr_config));
663 printf(" num_lower_pipes = %u (raw)\n",
664 G_0098F8_NUM_LOWER_PIPES(info->gb_addr_config));
665 }
666 }
667
668 int
669 ac_get_gs_table_depth(enum chip_class chip_class, enum radeon_family family)
670 {
671 if (chip_class >= GFX9)
672 return -1;
673
674 switch (family) {
675 case CHIP_OLAND:
676 case CHIP_HAINAN:
677 case CHIP_KAVERI:
678 case CHIP_KABINI:
679 case CHIP_ICELAND:
680 case CHIP_CARRIZO:
681 case CHIP_STONEY:
682 return 16;
683 case CHIP_TAHITI:
684 case CHIP_PITCAIRN:
685 case CHIP_VERDE:
686 case CHIP_BONAIRE:
687 case CHIP_HAWAII:
688 case CHIP_TONGA:
689 case CHIP_FIJI:
690 case CHIP_POLARIS10:
691 case CHIP_POLARIS11:
692 case CHIP_POLARIS12:
693 case CHIP_VEGAM:
694 return 32;
695 default:
696 unreachable("Unknown GPU");
697 }
698 }
699
700 void
701 ac_get_raster_config(struct radeon_info *info,
702 uint32_t *raster_config_p,
703 uint32_t *raster_config_1_p,
704 uint32_t *se_tile_repeat_p)
705 {
706 unsigned raster_config, raster_config_1, se_tile_repeat;
707
708 switch (info->family) {
709 /* 1 SE / 1 RB */
710 case CHIP_HAINAN:
711 case CHIP_KABINI:
712 case CHIP_STONEY:
713 raster_config = 0x00000000;
714 raster_config_1 = 0x00000000;
715 break;
716 /* 1 SE / 4 RBs */
717 case CHIP_VERDE:
718 raster_config = 0x0000124a;
719 raster_config_1 = 0x00000000;
720 break;
721 /* 1 SE / 2 RBs (Oland is special) */
722 case CHIP_OLAND:
723 raster_config = 0x00000082;
724 raster_config_1 = 0x00000000;
725 break;
726 /* 1 SE / 2 RBs */
727 case CHIP_KAVERI:
728 case CHIP_ICELAND:
729 case CHIP_CARRIZO:
730 raster_config = 0x00000002;
731 raster_config_1 = 0x00000000;
732 break;
733 /* 2 SEs / 4 RBs */
734 case CHIP_BONAIRE:
735 case CHIP_POLARIS11:
736 case CHIP_POLARIS12:
737 raster_config = 0x16000012;
738 raster_config_1 = 0x00000000;
739 break;
740 /* 2 SEs / 8 RBs */
741 case CHIP_TAHITI:
742 case CHIP_PITCAIRN:
743 raster_config = 0x2a00126a;
744 raster_config_1 = 0x00000000;
745 break;
746 /* 4 SEs / 8 RBs */
747 case CHIP_TONGA:
748 case CHIP_POLARIS10:
749 raster_config = 0x16000012;
750 raster_config_1 = 0x0000002a;
751 break;
752 /* 4 SEs / 16 RBs */
753 case CHIP_HAWAII:
754 case CHIP_FIJI:
755 case CHIP_VEGAM:
756 raster_config = 0x3a00161a;
757 raster_config_1 = 0x0000002e;
758 break;
759 default:
760 fprintf(stderr,
761 "ac: Unknown GPU, using 0 for raster_config\n");
762 raster_config = 0x00000000;
763 raster_config_1 = 0x00000000;
764 break;
765 }
766
767 /* drm/radeon on Kaveri is buggy, so disable 1 RB to work around it.
768 * This decreases performance by up to 50% when the RB is the bottleneck.
769 */
770 if (info->family == CHIP_KAVERI && !info->is_amdgpu)
771 raster_config = 0x00000000;
772
773 /* Fiji: Old kernels have incorrect tiling config. This decreases
774 * RB performance by 25%. (it disables 1 RB in the second packer)
775 */
776 if (info->family == CHIP_FIJI &&
777 info->cik_macrotile_mode_array[0] == 0x000000e8) {
778 raster_config = 0x16000012;
779 raster_config_1 = 0x0000002a;
780 }
781
782 unsigned se_width = 8 << G_028350_SE_XSEL_GFX6(raster_config);
783 unsigned se_height = 8 << G_028350_SE_YSEL_GFX6(raster_config);
784
785 /* I don't know how to calculate this, though this is probably a good guess. */
786 se_tile_repeat = MAX2(se_width, se_height) * info->max_se;
787
788 *raster_config_p = raster_config;
789 *raster_config_1_p = raster_config_1;
790 if (se_tile_repeat_p)
791 *se_tile_repeat_p = se_tile_repeat;
792 }
793
794 void
795 ac_get_harvested_configs(struct radeon_info *info,
796 unsigned raster_config,
797 unsigned *cik_raster_config_1_p,
798 unsigned *raster_config_se)
799 {
800 unsigned sh_per_se = MAX2(info->max_sh_per_se, 1);
801 unsigned num_se = MAX2(info->max_se, 1);
802 unsigned rb_mask = info->enabled_rb_mask;
803 unsigned num_rb = MIN2(info->num_render_backends, 16);
804 unsigned rb_per_pkr = MIN2(num_rb / num_se / sh_per_se, 2);
805 unsigned rb_per_se = num_rb / num_se;
806 unsigned se_mask[4];
807 unsigned se;
808
809 se_mask[0] = ((1 << rb_per_se) - 1) & rb_mask;
810 se_mask[1] = (se_mask[0] << rb_per_se) & rb_mask;
811 se_mask[2] = (se_mask[1] << rb_per_se) & rb_mask;
812 se_mask[3] = (se_mask[2] << rb_per_se) & rb_mask;
813
814 assert(num_se == 1 || num_se == 2 || num_se == 4);
815 assert(sh_per_se == 1 || sh_per_se == 2);
816 assert(rb_per_pkr == 1 || rb_per_pkr == 2);
817
818
819 if (info->chip_class >= GFX7) {
820 unsigned raster_config_1 = *cik_raster_config_1_p;
821 if ((num_se > 2) && ((!se_mask[0] && !se_mask[1]) ||
822 (!se_mask[2] && !se_mask[3]))) {
823 raster_config_1 &= C_028354_SE_PAIR_MAP;
824
825 if (!se_mask[0] && !se_mask[1]) {
826 raster_config_1 |=
827 S_028354_SE_PAIR_MAP(V_028354_RASTER_CONFIG_SE_PAIR_MAP_3);
828 } else {
829 raster_config_1 |=
830 S_028354_SE_PAIR_MAP(V_028354_RASTER_CONFIG_SE_PAIR_MAP_0);
831 }
832 *cik_raster_config_1_p = raster_config_1;
833 }
834 }
835
836 for (se = 0; se < num_se; se++) {
837 unsigned pkr0_mask = ((1 << rb_per_pkr) - 1) << (se * rb_per_se);
838 unsigned pkr1_mask = pkr0_mask << rb_per_pkr;
839 int idx = (se / 2) * 2;
840
841 raster_config_se[se] = raster_config;
842 if ((num_se > 1) && (!se_mask[idx] || !se_mask[idx + 1])) {
843 raster_config_se[se] &= C_028350_SE_MAP;
844
845 if (!se_mask[idx]) {
846 raster_config_se[se] |=
847 S_028350_SE_MAP(V_028350_RASTER_CONFIG_SE_MAP_3);
848 } else {
849 raster_config_se[se] |=
850 S_028350_SE_MAP(V_028350_RASTER_CONFIG_SE_MAP_0);
851 }
852 }
853
854 pkr0_mask &= rb_mask;
855 pkr1_mask &= rb_mask;
856 if (rb_per_se > 2 && (!pkr0_mask || !pkr1_mask)) {
857 raster_config_se[se] &= C_028350_PKR_MAP;
858
859 if (!pkr0_mask) {
860 raster_config_se[se] |=
861 S_028350_PKR_MAP(V_028350_RASTER_CONFIG_PKR_MAP_3);
862 } else {
863 raster_config_se[se] |=
864 S_028350_PKR_MAP(V_028350_RASTER_CONFIG_PKR_MAP_0);
865 }
866 }
867
868 if (rb_per_se >= 2) {
869 unsigned rb0_mask = 1 << (se * rb_per_se);
870 unsigned rb1_mask = rb0_mask << 1;
871
872 rb0_mask &= rb_mask;
873 rb1_mask &= rb_mask;
874 if (!rb0_mask || !rb1_mask) {
875 raster_config_se[se] &= C_028350_RB_MAP_PKR0;
876
877 if (!rb0_mask) {
878 raster_config_se[se] |=
879 S_028350_RB_MAP_PKR0(V_028350_RASTER_CONFIG_RB_MAP_3);
880 } else {
881 raster_config_se[se] |=
882 S_028350_RB_MAP_PKR0(V_028350_RASTER_CONFIG_RB_MAP_0);
883 }
884 }
885
886 if (rb_per_se > 2) {
887 rb0_mask = 1 << (se * rb_per_se + rb_per_pkr);
888 rb1_mask = rb0_mask << 1;
889 rb0_mask &= rb_mask;
890 rb1_mask &= rb_mask;
891 if (!rb0_mask || !rb1_mask) {
892 raster_config_se[se] &= C_028350_RB_MAP_PKR1;
893
894 if (!rb0_mask) {
895 raster_config_se[se] |=
896 S_028350_RB_MAP_PKR1(V_028350_RASTER_CONFIG_RB_MAP_3);
897 } else {
898 raster_config_se[se] |=
899 S_028350_RB_MAP_PKR1(V_028350_RASTER_CONFIG_RB_MAP_0);
900 }
901 }
902 }
903 }
904 }
905 }
906
907 unsigned ac_get_compute_resource_limits(struct radeon_info *info,
908 unsigned waves_per_threadgroup,
909 unsigned max_waves_per_sh,
910 unsigned threadgroups_per_cu)
911 {
912 unsigned compute_resource_limits =
913 S_00B854_SIMD_DEST_CNTL(waves_per_threadgroup % 4 == 0);
914
915 if (info->chip_class >= GFX7) {
916 unsigned num_cu_per_se = info->num_good_compute_units /
917 info->max_se;
918
919 /* Force even distribution on all SIMDs in CU if the workgroup
920 * size is 64. This has shown some good improvements if # of CUs
921 * per SE is not a multiple of 4.
922 */
923 if (num_cu_per_se % 4 && waves_per_threadgroup == 1)
924 compute_resource_limits |= S_00B854_FORCE_SIMD_DIST(1);
925
926 assert(threadgroups_per_cu >= 1 && threadgroups_per_cu <= 8);
927 compute_resource_limits |= S_00B854_WAVES_PER_SH(max_waves_per_sh) |
928 S_00B854_CU_GROUP_COUNT(threadgroups_per_cu - 1);
929 } else {
930 /* GFX6 */
931 if (max_waves_per_sh) {
932 unsigned limit_div16 = DIV_ROUND_UP(max_waves_per_sh, 16);
933 compute_resource_limits |= S_00B854_WAVES_PER_SH_SI(limit_div16);
934 }
935 }
936 return compute_resource_limits;
937 }