projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
radeonsi: reduce DPBB persistent_states_per_bin value for APUs
[mesa.git] / src / amd / common / ac_nir_to_llvm.c
1 /*
2 * Copyright © 2016 Bas Nieuwenhuizen
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 */
23
24 #include "ac_nir_to_llvm.h"
25 #include "ac_llvm_build.h"
26 #include "ac_llvm_util.h"
27 #include "ac_binary.h"
28 #include "sid.h"
29 #include "nir/nir.h"
30 #include "nir/nir_deref.h"
31 #include "util/bitscan.h"
32 #include "util/u_math.h"
33 #include "ac_shader_abi.h"
34 #include "ac_shader_util.h"
35
36 struct ac_nir_context {
37 struct ac_llvm_context ac;
38 struct ac_shader_abi *abi;
39
40 gl_shader_stage stage;
41 shader_info *info;
42
43 LLVMValueRef *ssa_defs;
44
45 LLVMValueRef scratch;
46
47 struct hash_table *defs;
48 struct hash_table *phis;
49 struct hash_table *vars;
50
51 LLVMValueRef main_function;
52 LLVMBasicBlockRef continue_block;
53 LLVMBasicBlockRef break_block;
54
55 int num_locals;
56 LLVMValueRef *locals;
57 };
58
59 static LLVMValueRef get_sampler_desc(struct ac_nir_context *ctx,
60 nir_deref_instr *deref_instr,
61 enum ac_descriptor_type desc_type,
62 const nir_instr *instr,
63 bool image, bool write);
64
65 static void
66 build_store_values_extended(struct ac_llvm_context *ac,
67 LLVMValueRef *values,
68 unsigned value_count,
69 unsigned value_stride,
70 LLVMValueRef vec)
71 {
72 LLVMBuilderRef builder = ac->builder;
73 unsigned i;
74
75 for (i = 0; i < value_count; i++) {
76 LLVMValueRef ptr = values[i * value_stride];
77 LLVMValueRef index = LLVMConstInt(ac->i32, i, false);
78 LLVMValueRef value = LLVMBuildExtractElement(builder, vec, index, "");
79 LLVMBuildStore(builder, value, ptr);
80 }
81 }
82
83 static enum ac_image_dim
84 get_ac_sampler_dim(const struct ac_llvm_context *ctx, enum glsl_sampler_dim dim,
85 bool is_array)
86 {
87 switch (dim) {
88 case GLSL_SAMPLER_DIM_1D:
89 if (ctx->chip_class == GFX9)
90 return is_array ? ac_image_2darray : ac_image_2d;
91 return is_array ? ac_image_1darray : ac_image_1d;
92 case GLSL_SAMPLER_DIM_2D:
93 case GLSL_SAMPLER_DIM_RECT:
94 case GLSL_SAMPLER_DIM_EXTERNAL:
95 return is_array ? ac_image_2darray : ac_image_2d;
96 case GLSL_SAMPLER_DIM_3D:
97 return ac_image_3d;
98 case GLSL_SAMPLER_DIM_CUBE:
99 return ac_image_cube;
100 case GLSL_SAMPLER_DIM_MS:
101 return is_array ? ac_image_2darraymsaa : ac_image_2dmsaa;
102 case GLSL_SAMPLER_DIM_SUBPASS:
103 return ac_image_2darray;
104 case GLSL_SAMPLER_DIM_SUBPASS_MS:
105 return ac_image_2darraymsaa;
106 default:
107 unreachable("bad sampler dim");
108 }
109 }
110
111 static enum ac_image_dim
112 get_ac_image_dim(const struct ac_llvm_context *ctx, enum glsl_sampler_dim sdim,
113 bool is_array)
114 {
115 enum ac_image_dim dim = get_ac_sampler_dim(ctx, sdim, is_array);
116
117 if (dim == ac_image_cube ||
118 (ctx->chip_class <= GFX8 && dim == ac_image_3d))
119 dim = ac_image_2darray;
120
121 return dim;
122 }
123
124 static LLVMTypeRef get_def_type(struct ac_nir_context *ctx,
125 const nir_ssa_def *def)
126 {
127 LLVMTypeRef type = LLVMIntTypeInContext(ctx->ac.context, def->bit_size);
128 if (def->num_components > 1) {
129 type = LLVMVectorType(type, def->num_components);
130 }
131 return type;
132 }
133
134 static LLVMValueRef get_src(struct ac_nir_context *nir, nir_src src)
135 {
136 assert(src.is_ssa);
137 return nir->ssa_defs[src.ssa->index];
138 }
139
140 static LLVMValueRef
141 get_memory_ptr(struct ac_nir_context *ctx, nir_src src)
142 {
143 LLVMValueRef ptr = get_src(ctx, src);
144 ptr = LLVMBuildGEP(ctx->ac.builder, ctx->ac.lds, &ptr, 1, "");
145 int addr_space = LLVMGetPointerAddressSpace(LLVMTypeOf(ptr));
146
147 return LLVMBuildBitCast(ctx->ac.builder, ptr,
148 LLVMPointerType(ctx->ac.i32, addr_space), "");
149 }
150
151 static LLVMBasicBlockRef get_block(struct ac_nir_context *nir,
152 const struct nir_block *b)
153 {
154 struct hash_entry *entry = _mesa_hash_table_search(nir->defs, b);
155 return (LLVMBasicBlockRef)entry->data;
156 }
157
158 static LLVMValueRef get_alu_src(struct ac_nir_context *ctx,
159 nir_alu_src src,
160 unsigned num_components)
161 {
162 LLVMValueRef value = get_src(ctx, src.src);
163 bool need_swizzle = false;
164
165 assert(value);
166 unsigned src_components = ac_get_llvm_num_components(value);
167 for (unsigned i = 0; i < num_components; ++i) {
168 assert(src.swizzle[i] < src_components);
169 if (src.swizzle[i] != i)
170 need_swizzle = true;
171 }
172
173 if (need_swizzle || num_components != src_components) {
174 LLVMValueRef masks[] = {
175 LLVMConstInt(ctx->ac.i32, src.swizzle[0], false),
176 LLVMConstInt(ctx->ac.i32, src.swizzle[1], false),
177 LLVMConstInt(ctx->ac.i32, src.swizzle[2], false),
178 LLVMConstInt(ctx->ac.i32, src.swizzle[3], false)};
179
180 if (src_components > 1 && num_components == 1) {
181 value = LLVMBuildExtractElement(ctx->ac.builder, value,
182 masks[0], "");
183 } else if (src_components == 1 && num_components > 1) {
184 LLVMValueRef values[] = {value, value, value, value};
185 value = ac_build_gather_values(&ctx->ac, values, num_components);
186 } else {
187 LLVMValueRef swizzle = LLVMConstVector(masks, num_components);
188 value = LLVMBuildShuffleVector(ctx->ac.builder, value, value,
189 swizzle, "");
190 }
191 }
192 assert(!src.negate);
193 assert(!src.abs);
194 return value;
195 }
196
197 static LLVMValueRef emit_int_cmp(struct ac_llvm_context *ctx,
198 LLVMIntPredicate pred, LLVMValueRef src0,
199 LLVMValueRef src1)
200 {
201 LLVMValueRef result = LLVMBuildICmp(ctx->builder, pred, src0, src1, "");
202 return LLVMBuildSelect(ctx->builder, result,
203 LLVMConstInt(ctx->i32, 0xFFFFFFFF, false),
204 ctx->i32_0, "");
205 }
206
207 static LLVMValueRef emit_float_cmp(struct ac_llvm_context *ctx,
208 LLVMRealPredicate pred, LLVMValueRef src0,
209 LLVMValueRef src1)
210 {
211 LLVMValueRef result;
212 src0 = ac_to_float(ctx, src0);
213 src1 = ac_to_float(ctx, src1);
214 result = LLVMBuildFCmp(ctx->builder, pred, src0, src1, "");
215 return LLVMBuildSelect(ctx->builder, result,
216 LLVMConstInt(ctx->i32, 0xFFFFFFFF, false),
217 ctx->i32_0, "");
218 }
219
220 static LLVMValueRef emit_intrin_1f_param(struct ac_llvm_context *ctx,
221 const char *intrin,
222 LLVMTypeRef result_type,
223 LLVMValueRef src0)
224 {
225 char name[64];
226 LLVMValueRef params[] = {
227 ac_to_float(ctx, src0),
228 };
229
230 ASSERTED const int length = snprintf(name, sizeof(name), "%s.f%d", intrin,
231 ac_get_elem_bits(ctx, result_type));
232 assert(length < sizeof(name));
233 return ac_build_intrinsic(ctx, name, result_type, params, 1, AC_FUNC_ATTR_READNONE);
234 }
235
236 static LLVMValueRef emit_intrin_2f_param(struct ac_llvm_context *ctx,
237 const char *intrin,
238 LLVMTypeRef result_type,
239 LLVMValueRef src0, LLVMValueRef src1)
240 {
241 char name[64];
242 LLVMValueRef params[] = {
243 ac_to_float(ctx, src0),
244 ac_to_float(ctx, src1),
245 };
246
247 ASSERTED const int length = snprintf(name, sizeof(name), "%s.f%d", intrin,
248 ac_get_elem_bits(ctx, result_type));
249 assert(length < sizeof(name));
250 return ac_build_intrinsic(ctx, name, result_type, params, 2, AC_FUNC_ATTR_READNONE);
251 }
252
253 static LLVMValueRef emit_intrin_3f_param(struct ac_llvm_context *ctx,
254 const char *intrin,
255 LLVMTypeRef result_type,
256 LLVMValueRef src0, LLVMValueRef src1, LLVMValueRef src2)
257 {
258 char name[64];
259 LLVMValueRef params[] = {
260 ac_to_float(ctx, src0),
261 ac_to_float(ctx, src1),
262 ac_to_float(ctx, src2),
263 };
264
265 ASSERTED const int length = snprintf(name, sizeof(name), "%s.f%d", intrin,
266 ac_get_elem_bits(ctx, result_type));
267 assert(length < sizeof(name));
268 return ac_build_intrinsic(ctx, name, result_type, params, 3, AC_FUNC_ATTR_READNONE);
269 }
270
271 static LLVMValueRef emit_bcsel(struct ac_llvm_context *ctx,
272 LLVMValueRef src0, LLVMValueRef src1, LLVMValueRef src2)
273 {
274 assert(LLVMGetTypeKind(LLVMTypeOf(src0)) != LLVMVectorTypeKind);
275
276 LLVMValueRef v = LLVMBuildICmp(ctx->builder, LLVMIntNE, src0,
277 ctx->i32_0, "");
278 return LLVMBuildSelect(ctx->builder, v,
279 ac_to_integer_or_pointer(ctx, src1),
280 ac_to_integer_or_pointer(ctx, src2), "");
281 }
282
283 static LLVMValueRef emit_iabs(struct ac_llvm_context *ctx,
284 LLVMValueRef src0)
285 {
286 return ac_build_imax(ctx, src0, LLVMBuildNeg(ctx->builder, src0, ""));
287 }
288
289 static LLVMValueRef emit_uint_carry(struct ac_llvm_context *ctx,
290 const char *intrin,
291 LLVMValueRef src0, LLVMValueRef src1)
292 {
293 LLVMTypeRef ret_type;
294 LLVMTypeRef types[] = { ctx->i32, ctx->i1 };
295 LLVMValueRef res;
296 LLVMValueRef params[] = { src0, src1 };
297 ret_type = LLVMStructTypeInContext(ctx->context, types,
298 2, true);
299
300 res = ac_build_intrinsic(ctx, intrin, ret_type,
301 params, 2, AC_FUNC_ATTR_READNONE);
302
303 res = LLVMBuildExtractValue(ctx->builder, res, 1, "");
304 res = LLVMBuildZExt(ctx->builder, res, ctx->i32, "");
305 return res;
306 }
307
308 static LLVMValueRef emit_b2f(struct ac_llvm_context *ctx,
309 LLVMValueRef src0,
310 unsigned bitsize)
311 {
312 LLVMValueRef result = LLVMBuildAnd(ctx->builder, src0,
313 LLVMBuildBitCast(ctx->builder, LLVMConstReal(ctx->f32, 1.0), ctx->i32, ""),
314 "");
315 result = LLVMBuildBitCast(ctx->builder, result, ctx->f32, "");
316
317 switch (bitsize) {
318 case 16:
319 return LLVMBuildFPTrunc(ctx->builder, result, ctx->f16, "");
320 case 32:
321 return result;
322 case 64:
323 return LLVMBuildFPExt(ctx->builder, result, ctx->f64, "");
324 default:
325 unreachable("Unsupported bit size.");
326 }
327 }
328
329 static LLVMValueRef emit_f2b(struct ac_llvm_context *ctx,
330 LLVMValueRef src0)
331 {
332 src0 = ac_to_float(ctx, src0);
333 LLVMValueRef zero = LLVMConstNull(LLVMTypeOf(src0));
334 return LLVMBuildSExt(ctx->builder,
335 LLVMBuildFCmp(ctx->builder, LLVMRealUNE, src0, zero, ""),
336 ctx->i32, "");
337 }
338
339 static LLVMValueRef emit_b2i(struct ac_llvm_context *ctx,
340 LLVMValueRef src0,
341 unsigned bitsize)
342 {
343 LLVMValueRef result = LLVMBuildAnd(ctx->builder, src0, ctx->i32_1, "");
344
345 switch (bitsize) {
346 case 8:
347 return LLVMBuildTrunc(ctx->builder, result, ctx->i8, "");
348 case 16:
349 return LLVMBuildTrunc(ctx->builder, result, ctx->i16, "");
350 case 32:
351 return result;
352 case 64:
353 return LLVMBuildZExt(ctx->builder, result, ctx->i64, "");
354 default:
355 unreachable("Unsupported bit size.");
356 }
357 }
358
359 static LLVMValueRef emit_i2b(struct ac_llvm_context *ctx,
360 LLVMValueRef src0)
361 {
362 LLVMValueRef zero = LLVMConstNull(LLVMTypeOf(src0));
363 return LLVMBuildSExt(ctx->builder,
364 LLVMBuildICmp(ctx->builder, LLVMIntNE, src0, zero, ""),
365 ctx->i32, "");
366 }
367
368 static LLVMValueRef emit_f2f16(struct ac_llvm_context *ctx,
369 LLVMValueRef src0)
370 {
371 LLVMValueRef result;
372 LLVMValueRef cond = NULL;
373
374 src0 = ac_to_float(ctx, src0);
375 result = LLVMBuildFPTrunc(ctx->builder, src0, ctx->f16, "");
376
377 if (ctx->chip_class >= GFX8) {
378 LLVMValueRef args[2];
379 /* Check if the result is a denormal - and flush to 0 if so. */
380 args[0] = result;
381 args[1] = LLVMConstInt(ctx->i32, N_SUBNORMAL | P_SUBNORMAL, false);
382 cond = ac_build_intrinsic(ctx, "llvm.amdgcn.class.f16", ctx->i1, args, 2, AC_FUNC_ATTR_READNONE);
383 }
384
385 /* need to convert back up to f32 */
386 result = LLVMBuildFPExt(ctx->builder, result, ctx->f32, "");
387
388 if (ctx->chip_class >= GFX8)
389 result = LLVMBuildSelect(ctx->builder, cond, ctx->f32_0, result, "");
390 else {
391 /* for GFX6-GFX7 */
392 /* 0x38800000 is smallest half float value (2^-14) in 32-bit float,
393 * so compare the result and flush to 0 if it's smaller.
394 */
395 LLVMValueRef temp, cond2;
396 temp = emit_intrin_1f_param(ctx, "llvm.fabs", ctx->f32, result);
397 cond = LLVMBuildFCmp(ctx->builder, LLVMRealUGT,
398 LLVMBuildBitCast(ctx->builder, LLVMConstInt(ctx->i32, 0x38800000, false), ctx->f32, ""),
399 temp, "");
400 cond2 = LLVMBuildFCmp(ctx->builder, LLVMRealUNE,
401 temp, ctx->f32_0, "");
402 cond = LLVMBuildAnd(ctx->builder, cond, cond2, "");
403 result = LLVMBuildSelect(ctx->builder, cond, ctx->f32_0, result, "");
404 }
405 return result;
406 }
407
408 static LLVMValueRef emit_umul_high(struct ac_llvm_context *ctx,
409 LLVMValueRef src0, LLVMValueRef src1)
410 {
411 LLVMValueRef dst64, result;
412 src0 = LLVMBuildZExt(ctx->builder, src0, ctx->i64, "");
413 src1 = LLVMBuildZExt(ctx->builder, src1, ctx->i64, "");
414
415 dst64 = LLVMBuildMul(ctx->builder, src0, src1, "");
416 dst64 = LLVMBuildLShr(ctx->builder, dst64, LLVMConstInt(ctx->i64, 32, false), "");
417 result = LLVMBuildTrunc(ctx->builder, dst64, ctx->i32, "");
418 return result;
419 }
420
421 static LLVMValueRef emit_imul_high(struct ac_llvm_context *ctx,
422 LLVMValueRef src0, LLVMValueRef src1)
423 {
424 LLVMValueRef dst64, result;
425 src0 = LLVMBuildSExt(ctx->builder, src0, ctx->i64, "");
426 src1 = LLVMBuildSExt(ctx->builder, src1, ctx->i64, "");
427
428 dst64 = LLVMBuildMul(ctx->builder, src0, src1, "");
429 dst64 = LLVMBuildAShr(ctx->builder, dst64, LLVMConstInt(ctx->i64, 32, false), "");
430 result = LLVMBuildTrunc(ctx->builder, dst64, ctx->i32, "");
431 return result;
432 }
433
434 static LLVMValueRef emit_bfm(struct ac_llvm_context *ctx,
435 LLVMValueRef bits, LLVMValueRef offset)
436 {
437 /* mask = ((1 << bits) - 1) << offset */
438 return LLVMBuildShl(ctx->builder,
439 LLVMBuildSub(ctx->builder,
440 LLVMBuildShl(ctx->builder,
441 ctx->i32_1,
442 bits, ""),
443 ctx->i32_1, ""),
444 offset, "");
445 }
446
447 static LLVMValueRef emit_bitfield_select(struct ac_llvm_context *ctx,
448 LLVMValueRef mask, LLVMValueRef insert,
449 LLVMValueRef base)
450 {
451 /* Calculate:
452 * (mask & insert) | (~mask & base) = base ^ (mask & (insert ^ base))
453 * Use the right-hand side, which the LLVM backend can convert to V_BFI.
454 */
455 return LLVMBuildXor(ctx->builder, base,
456 LLVMBuildAnd(ctx->builder, mask,
457 LLVMBuildXor(ctx->builder, insert, base, ""), ""), "");
458 }
459
460 static LLVMValueRef emit_pack_2x16(struct ac_llvm_context *ctx,
461 LLVMValueRef src0,
462 LLVMValueRef (*pack)(struct ac_llvm_context *ctx,
463 LLVMValueRef args[2]))
464 {
465 LLVMValueRef comp[2];
466
467 src0 = ac_to_float(ctx, src0);
468 comp[0] = LLVMBuildExtractElement(ctx->builder, src0, ctx->i32_0, "");
469 comp[1] = LLVMBuildExtractElement(ctx->builder, src0, ctx->i32_1, "");
470
471 return LLVMBuildBitCast(ctx->builder, pack(ctx, comp), ctx->i32, "");
472 }
473
474 static LLVMValueRef emit_unpack_half_2x16(struct ac_llvm_context *ctx,
475 LLVMValueRef src0)
476 {
477 LLVMValueRef const16 = LLVMConstInt(ctx->i32, 16, false);
478 LLVMValueRef temps[2], val;
479 int i;
480
481 for (i = 0; i < 2; i++) {
482 val = i == 1 ? LLVMBuildLShr(ctx->builder, src0, const16, "") : src0;
483 val = LLVMBuildTrunc(ctx->builder, val, ctx->i16, "");
484 val = LLVMBuildBitCast(ctx->builder, val, ctx->f16, "");
485 temps[i] = LLVMBuildFPExt(ctx->builder, val, ctx->f32, "");
486 }
487 return ac_build_gather_values(ctx, temps, 2);
488 }
489
490 static LLVMValueRef emit_ddxy(struct ac_nir_context *ctx,
491 nir_op op,
492 LLVMValueRef src0)
493 {
494 unsigned mask;
495 int idx;
496 LLVMValueRef result;
497
498 if (op == nir_op_fddx_fine)
499 mask = AC_TID_MASK_LEFT;
500 else if (op == nir_op_fddy_fine)
501 mask = AC_TID_MASK_TOP;
502 else
503 mask = AC_TID_MASK_TOP_LEFT;
504
505 /* for DDX we want to next X pixel, DDY next Y pixel. */
506 if (op == nir_op_fddx_fine ||
507 op == nir_op_fddx_coarse ||
508 op == nir_op_fddx)
509 idx = 1;
510 else
511 idx = 2;
512
513 result = ac_build_ddxy(&ctx->ac, mask, idx, src0);
514 return result;
515 }
516
517 static void visit_alu(struct ac_nir_context *ctx, const nir_alu_instr *instr)
518 {
519 LLVMValueRef src[4], result = NULL;
520 unsigned num_components = instr->dest.dest.ssa.num_components;
521 unsigned src_components;
522 LLVMTypeRef def_type = get_def_type(ctx, &instr->dest.dest.ssa);
523
524 assert(nir_op_infos[instr->op].num_inputs <= ARRAY_SIZE(src));
525 switch (instr->op) {
526 case nir_op_vec2:
527 case nir_op_vec3:
528 case nir_op_vec4:
529 src_components = 1;
530 break;
531 case nir_op_pack_half_2x16:
532 case nir_op_pack_snorm_2x16:
533 case nir_op_pack_unorm_2x16:
534 src_components = 2;
535 break;
536 case nir_op_unpack_half_2x16:
537 src_components = 1;
538 break;
539 case nir_op_cube_face_coord:
540 case nir_op_cube_face_index:
541 src_components = 3;
542 break;
543 default:
544 src_components = num_components;
545 break;
546 }
547 for (unsigned i = 0; i < nir_op_infos[instr->op].num_inputs; i++)
548 src[i] = get_alu_src(ctx, instr->src[i], src_components);
549
550 switch (instr->op) {
551 case nir_op_mov:
552 result = src[0];
553 break;
554 case nir_op_fneg:
555 src[0] = ac_to_float(&ctx->ac, src[0]);
556 result = LLVMBuildFNeg(ctx->ac.builder, src[0], "");
557 break;
558 case nir_op_ineg:
559 result = LLVMBuildNeg(ctx->ac.builder, src[0], "");
560 break;
561 case nir_op_inot:
562 result = LLVMBuildNot(ctx->ac.builder, src[0], "");
563 break;
564 case nir_op_iadd:
565 result = LLVMBuildAdd(ctx->ac.builder, src[0], src[1], "");
566 break;
567 case nir_op_fadd:
568 src[0] = ac_to_float(&ctx->ac, src[0]);
569 src[1] = ac_to_float(&ctx->ac, src[1]);
570 result = LLVMBuildFAdd(ctx->ac.builder, src[0], src[1], "");
571 break;
572 case nir_op_fsub:
573 src[0] = ac_to_float(&ctx->ac, src[0]);
574 src[1] = ac_to_float(&ctx->ac, src[1]);
575 result = LLVMBuildFSub(ctx->ac.builder, src[0], src[1], "");
576 break;
577 case nir_op_isub:
578 result = LLVMBuildSub(ctx->ac.builder, src[0], src[1], "");
579 break;
580 case nir_op_imul:
581 result = LLVMBuildMul(ctx->ac.builder, src[0], src[1], "");
582 break;
583 case nir_op_imod:
584 result = LLVMBuildSRem(ctx->ac.builder, src[0], src[1], "");
585 break;
586 case nir_op_umod:
587 result = LLVMBuildURem(ctx->ac.builder, src[0], src[1], "");
588 break;
589 case nir_op_fmod:
590 src[0] = ac_to_float(&ctx->ac, src[0]);
591 src[1] = ac_to_float(&ctx->ac, src[1]);
592 result = ac_build_fdiv(&ctx->ac, src[0], src[1]);
593 result = emit_intrin_1f_param(&ctx->ac, "llvm.floor",
594 ac_to_float_type(&ctx->ac, def_type), result);
595 result = LLVMBuildFMul(ctx->ac.builder, src[1] , result, "");
596 result = LLVMBuildFSub(ctx->ac.builder, src[0], result, "");
597 break;
598 case nir_op_frem:
599 src[0] = ac_to_float(&ctx->ac, src[0]);
600 src[1] = ac_to_float(&ctx->ac, src[1]);
601 result = LLVMBuildFRem(ctx->ac.builder, src[0], src[1], "");
602 break;
603 case nir_op_irem:
604 result = LLVMBuildSRem(ctx->ac.builder, src[0], src[1], "");
605 break;
606 case nir_op_idiv:
607 result = LLVMBuildSDiv(ctx->ac.builder, src[0], src[1], "");
608 break;
609 case nir_op_udiv:
610 result = LLVMBuildUDiv(ctx->ac.builder, src[0], src[1], "");
611 break;
612 case nir_op_fmul:
613 src[0] = ac_to_float(&ctx->ac, src[0]);
614 src[1] = ac_to_float(&ctx->ac, src[1]);
615 result = LLVMBuildFMul(ctx->ac.builder, src[0], src[1], "");
616 break;
617 case nir_op_frcp:
618 src[0] = ac_to_float(&ctx->ac, src[0]);
619 result = ac_build_fdiv(&ctx->ac, LLVMConstReal(LLVMTypeOf(src[0]), 1.0), src[0]);
620 break;
621 case nir_op_iand:
622 result = LLVMBuildAnd(ctx->ac.builder, src[0], src[1], "");
623 break;
624 case nir_op_ior:
625 result = LLVMBuildOr(ctx->ac.builder, src[0], src[1], "");
626 break;
627 case nir_op_ixor:
628 result = LLVMBuildXor(ctx->ac.builder, src[0], src[1], "");
629 break;
630 case nir_op_ishl:
631 if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[1])) < ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])))
632 src[1] = LLVMBuildZExt(ctx->ac.builder, src[1],
633 LLVMTypeOf(src[0]), "");
634 else if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[1])) > ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])))
635 src[1] = LLVMBuildTrunc(ctx->ac.builder, src[1],
636 LLVMTypeOf(src[0]), "");
637 result = LLVMBuildShl(ctx->ac.builder, src[0], src[1], "");
638 break;
639 case nir_op_ishr:
640 if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[1])) < ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])))
641 src[1] = LLVMBuildZExt(ctx->ac.builder, src[1],
642 LLVMTypeOf(src[0]), "");
643 else if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[1])) > ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])))
644 src[1] = LLVMBuildTrunc(ctx->ac.builder, src[1],
645 LLVMTypeOf(src[0]), "");
646 result = LLVMBuildAShr(ctx->ac.builder, src[0], src[1], "");
647 break;
648 case nir_op_ushr:
649 if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[1])) < ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])))
650 src[1] = LLVMBuildZExt(ctx->ac.builder, src[1],
651 LLVMTypeOf(src[0]), "");
652 else if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[1])) > ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])))
653 src[1] = LLVMBuildTrunc(ctx->ac.builder, src[1],
654 LLVMTypeOf(src[0]), "");
655 result = LLVMBuildLShr(ctx->ac.builder, src[0], src[1], "");
656 break;
657 case nir_op_ilt32:
658 result = emit_int_cmp(&ctx->ac, LLVMIntSLT, src[0], src[1]);
659 break;
660 case nir_op_ine32:
661 result = emit_int_cmp(&ctx->ac, LLVMIntNE, src[0], src[1]);
662 break;
663 case nir_op_ieq32:
664 result = emit_int_cmp(&ctx->ac, LLVMIntEQ, src[0], src[1]);
665 break;
666 case nir_op_ige32:
667 result = emit_int_cmp(&ctx->ac, LLVMIntSGE, src[0], src[1]);
668 break;
669 case nir_op_ult32:
670 result = emit_int_cmp(&ctx->ac, LLVMIntULT, src[0], src[1]);
671 break;
672 case nir_op_uge32:
673 result = emit_int_cmp(&ctx->ac, LLVMIntUGE, src[0], src[1]);
674 break;
675 case nir_op_feq32:
676 result = emit_float_cmp(&ctx->ac, LLVMRealOEQ, src[0], src[1]);
677 break;
678 case nir_op_fne32:
679 result = emit_float_cmp(&ctx->ac, LLVMRealUNE, src[0], src[1]);
680 break;
681 case nir_op_flt32:
682 result = emit_float_cmp(&ctx->ac, LLVMRealOLT, src[0], src[1]);
683 break;
684 case nir_op_fge32:
685 result = emit_float_cmp(&ctx->ac, LLVMRealOGE, src[0], src[1]);
686 break;
687 case nir_op_fabs:
688 result = emit_intrin_1f_param(&ctx->ac, "llvm.fabs",
689 ac_to_float_type(&ctx->ac, def_type), src[0]);
690 break;
691 case nir_op_iabs:
692 result = emit_iabs(&ctx->ac, src[0]);
693 break;
694 case nir_op_imax:
695 result = ac_build_imax(&ctx->ac, src[0], src[1]);
696 break;
697 case nir_op_imin:
698 result = ac_build_imin(&ctx->ac, src[0], src[1]);
699 break;
700 case nir_op_umax:
701 result = ac_build_umax(&ctx->ac, src[0], src[1]);
702 break;
703 case nir_op_umin:
704 result = ac_build_umin(&ctx->ac, src[0], src[1]);
705 break;
706 case nir_op_isign:
707 result = ac_build_isign(&ctx->ac, src[0],
708 instr->dest.dest.ssa.bit_size);
709 break;
710 case nir_op_fsign:
711 src[0] = ac_to_float(&ctx->ac, src[0]);
712 result = ac_build_fsign(&ctx->ac, src[0],
713 instr->dest.dest.ssa.bit_size);
714 break;
715 case nir_op_ffloor:
716 result = emit_intrin_1f_param(&ctx->ac, "llvm.floor",
717 ac_to_float_type(&ctx->ac, def_type), src[0]);
718 break;
719 case nir_op_ftrunc:
720 result = emit_intrin_1f_param(&ctx->ac, "llvm.trunc",
721 ac_to_float_type(&ctx->ac, def_type), src[0]);
722 break;
723 case nir_op_fceil:
724 result = emit_intrin_1f_param(&ctx->ac, "llvm.ceil",
725 ac_to_float_type(&ctx->ac, def_type), src[0]);
726 break;
727 case nir_op_fround_even:
728 result = emit_intrin_1f_param(&ctx->ac, "llvm.rint",
729 ac_to_float_type(&ctx->ac, def_type),src[0]);
730 break;
731 case nir_op_ffract:
732 src[0] = ac_to_float(&ctx->ac, src[0]);
733 result = ac_build_fract(&ctx->ac, src[0],
734 instr->dest.dest.ssa.bit_size);
735 break;
736 case nir_op_fsin:
737 result = emit_intrin_1f_param(&ctx->ac, "llvm.sin",
738 ac_to_float_type(&ctx->ac, def_type), src[0]);
739 break;
740 case nir_op_fcos:
741 result = emit_intrin_1f_param(&ctx->ac, "llvm.cos",
742 ac_to_float_type(&ctx->ac, def_type), src[0]);
743 break;
744 case nir_op_fsqrt:
745 result = emit_intrin_1f_param(&ctx->ac, "llvm.sqrt",
746 ac_to_float_type(&ctx->ac, def_type), src[0]);
747 break;
748 case nir_op_fexp2:
749 result = emit_intrin_1f_param(&ctx->ac, "llvm.exp2",
750 ac_to_float_type(&ctx->ac, def_type), src[0]);
751 break;
752 case nir_op_flog2:
753 result = emit_intrin_1f_param(&ctx->ac, "llvm.log2",
754 ac_to_float_type(&ctx->ac, def_type), src[0]);
755 break;
756 case nir_op_frsq:
757 result = emit_intrin_1f_param(&ctx->ac, "llvm.sqrt",
758 ac_to_float_type(&ctx->ac, def_type), src[0]);
759 result = ac_build_fdiv(&ctx->ac, LLVMConstReal(LLVMTypeOf(result), 1.0), result);
760 break;
761 case nir_op_frexp_exp:
762 src[0] = ac_to_float(&ctx->ac, src[0]);
763 result = ac_build_frexp_exp(&ctx->ac, src[0],
764 ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])));
765 if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])) == 16)
766 result = LLVMBuildSExt(ctx->ac.builder, result,
767 ctx->ac.i32, "");
768 break;
769 case nir_op_frexp_sig:
770 src[0] = ac_to_float(&ctx->ac, src[0]);
771 result = ac_build_frexp_mant(&ctx->ac, src[0],
772 instr->dest.dest.ssa.bit_size);
773 break;
774 case nir_op_fpow:
775 result = emit_intrin_2f_param(&ctx->ac, "llvm.pow",
776 ac_to_float_type(&ctx->ac, def_type), src[0], src[1]);
777 break;
778 case nir_op_fmax:
779 result = emit_intrin_2f_param(&ctx->ac, "llvm.maxnum",
780 ac_to_float_type(&ctx->ac, def_type), src[0], src[1]);
781 if (ctx->ac.chip_class < GFX9 &&
782 instr->dest.dest.ssa.bit_size == 32) {
783 /* Only pre-GFX9 chips do not flush denorms. */
784 result = emit_intrin_1f_param(&ctx->ac, "llvm.canonicalize",
785 ac_to_float_type(&ctx->ac, def_type),
786 result);
787 }
788 break;
789 case nir_op_fmin:
790 result = emit_intrin_2f_param(&ctx->ac, "llvm.minnum",
791 ac_to_float_type(&ctx->ac, def_type), src[0], src[1]);
792 if (ctx->ac.chip_class < GFX9 &&
793 instr->dest.dest.ssa.bit_size == 32) {
794 /* Only pre-GFX9 chips do not flush denorms. */
795 result = emit_intrin_1f_param(&ctx->ac, "llvm.canonicalize",
796 ac_to_float_type(&ctx->ac, def_type),
797 result);
798 }
799 break;
800 case nir_op_ffma:
801 result = emit_intrin_3f_param(&ctx->ac, "llvm.fmuladd",
802 ac_to_float_type(&ctx->ac, def_type), src[0], src[1], src[2]);
803 break;
804 case nir_op_ldexp:
805 src[0] = ac_to_float(&ctx->ac, src[0]);
806 if (ac_get_elem_bits(&ctx->ac, def_type) == 32)
807 result = ac_build_intrinsic(&ctx->ac, "llvm.amdgcn.ldexp.f32", ctx->ac.f32, src, 2, AC_FUNC_ATTR_READNONE);
808 else if (ac_get_elem_bits(&ctx->ac, def_type) == 16)
809 result = ac_build_intrinsic(&ctx->ac, "llvm.amdgcn.ldexp.f16", ctx->ac.f16, src, 2, AC_FUNC_ATTR_READNONE);
810 else
811 result = ac_build_intrinsic(&ctx->ac, "llvm.amdgcn.ldexp.f64", ctx->ac.f64, src, 2, AC_FUNC_ATTR_READNONE);
812 break;
813 case nir_op_bfm:
814 result = emit_bfm(&ctx->ac, src[0], src[1]);
815 break;
816 case nir_op_bitfield_select:
817 result = emit_bitfield_select(&ctx->ac, src[0], src[1], src[2]);
818 break;
819 case nir_op_ubfe:
820 result = ac_build_bfe(&ctx->ac, src[0], src[1], src[2], false);
821 break;
822 case nir_op_ibfe:
823 result = ac_build_bfe(&ctx->ac, src[0], src[1], src[2], true);
824 break;
825 case nir_op_bitfield_reverse:
826 result = ac_build_bitfield_reverse(&ctx->ac, src[0]);
827 break;
828 case nir_op_bit_count:
829 result = ac_build_bit_count(&ctx->ac, src[0]);
830 break;
831 case nir_op_vec2:
832 case nir_op_vec3:
833 case nir_op_vec4:
834 for (unsigned i = 0; i < nir_op_infos[instr->op].num_inputs; i++)
835 src[i] = ac_to_integer(&ctx->ac, src[i]);
836 result = ac_build_gather_values(&ctx->ac, src, num_components);
837 break;
838 case nir_op_f2i8:
839 case nir_op_f2i16:
840 case nir_op_f2i32:
841 case nir_op_f2i64:
842 src[0] = ac_to_float(&ctx->ac, src[0]);
843 result = LLVMBuildFPToSI(ctx->ac.builder, src[0], def_type, "");
844 break;
845 case nir_op_f2u8:
846 case nir_op_f2u16:
847 case nir_op_f2u32:
848 case nir_op_f2u64:
849 src[0] = ac_to_float(&ctx->ac, src[0]);
850 result = LLVMBuildFPToUI(ctx->ac.builder, src[0], def_type, "");
851 break;
852 case nir_op_i2f16:
853 case nir_op_i2f32:
854 case nir_op_i2f64:
855 result = LLVMBuildSIToFP(ctx->ac.builder, src[0], ac_to_float_type(&ctx->ac, def_type), "");
856 break;
857 case nir_op_u2f16:
858 case nir_op_u2f32:
859 case nir_op_u2f64:
860 result = LLVMBuildUIToFP(ctx->ac.builder, src[0], ac_to_float_type(&ctx->ac, def_type), "");
861 break;
862 case nir_op_f2f16_rtz:
863 src[0] = ac_to_float(&ctx->ac, src[0]);
864 if (LLVMTypeOf(src[0]) == ctx->ac.f64)
865 src[0] = LLVMBuildFPTrunc(ctx->ac.builder, src[0], ctx->ac.f32, "");
866 LLVMValueRef param[2] = { src[0], ctx->ac.f32_0 };
867 result = ac_build_cvt_pkrtz_f16(&ctx->ac, param);
868 result = LLVMBuildExtractElement(ctx->ac.builder, result, ctx->ac.i32_0, "");
869 break;
870 case nir_op_f2f16_rtne:
871 case nir_op_f2f16:
872 case nir_op_f2f32:
873 case nir_op_f2f64:
874 src[0] = ac_to_float(&ctx->ac, src[0]);
875 if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])) < ac_get_elem_bits(&ctx->ac, def_type))
876 result = LLVMBuildFPExt(ctx->ac.builder, src[0], ac_to_float_type(&ctx->ac, def_type), "");
877 else
878 result = LLVMBuildFPTrunc(ctx->ac.builder, src[0], ac_to_float_type(&ctx->ac, def_type), "");
879 break;
880 case nir_op_u2u8:
881 case nir_op_u2u16:
882 case nir_op_u2u32:
883 case nir_op_u2u64:
884 if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])) < ac_get_elem_bits(&ctx->ac, def_type))
885 result = LLVMBuildZExt(ctx->ac.builder, src[0], def_type, "");
886 else
887 result = LLVMBuildTrunc(ctx->ac.builder, src[0], def_type, "");
888 break;
889 case nir_op_i2i8:
890 case nir_op_i2i16:
891 case nir_op_i2i32:
892 case nir_op_i2i64:
893 if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])) < ac_get_elem_bits(&ctx->ac, def_type))
894 result = LLVMBuildSExt(ctx->ac.builder, src[0], def_type, "");
895 else
896 result = LLVMBuildTrunc(ctx->ac.builder, src[0], def_type, "");
897 break;
898 case nir_op_b32csel:
899 result = emit_bcsel(&ctx->ac, src[0], src[1], src[2]);
900 break;
901 case nir_op_find_lsb:
902 result = ac_find_lsb(&ctx->ac, ctx->ac.i32, src[0]);
903 break;
904 case nir_op_ufind_msb:
905 result = ac_build_umsb(&ctx->ac, src[0], ctx->ac.i32);
906 break;
907 case nir_op_ifind_msb:
908 result = ac_build_imsb(&ctx->ac, src[0], ctx->ac.i32);
909 break;
910 case nir_op_uadd_carry:
911 result = emit_uint_carry(&ctx->ac, "llvm.uadd.with.overflow.i32", src[0], src[1]);
912 break;
913 case nir_op_usub_borrow:
914 result = emit_uint_carry(&ctx->ac, "llvm.usub.with.overflow.i32", src[0], src[1]);
915 break;
916 case nir_op_b2f16:
917 case nir_op_b2f32:
918 case nir_op_b2f64:
919 result = emit_b2f(&ctx->ac, src[0], instr->dest.dest.ssa.bit_size);
920 break;
921 case nir_op_f2b32:
922 result = emit_f2b(&ctx->ac, src[0]);
923 break;
924 case nir_op_b2i8:
925 case nir_op_b2i16:
926 case nir_op_b2i32:
927 case nir_op_b2i64:
928 result = emit_b2i(&ctx->ac, src[0], instr->dest.dest.ssa.bit_size);
929 break;
930 case nir_op_i2b32:
931 result = emit_i2b(&ctx->ac, src[0]);
932 break;
933 case nir_op_fquantize2f16:
934 result = emit_f2f16(&ctx->ac, src[0]);
935 break;
936 case nir_op_umul_high:
937 result = emit_umul_high(&ctx->ac, src[0], src[1]);
938 break;
939 case nir_op_imul_high:
940 result = emit_imul_high(&ctx->ac, src[0], src[1]);
941 break;
942 case nir_op_pack_half_2x16:
943 result = emit_pack_2x16(&ctx->ac, src[0], ac_build_cvt_pkrtz_f16);
944 break;
945 case nir_op_pack_snorm_2x16:
946 result = emit_pack_2x16(&ctx->ac, src[0], ac_build_cvt_pknorm_i16);
947 break;
948 case nir_op_pack_unorm_2x16:
949 result = emit_pack_2x16(&ctx->ac, src[0], ac_build_cvt_pknorm_u16);
950 break;
951 case nir_op_unpack_half_2x16:
952 result = emit_unpack_half_2x16(&ctx->ac, src[0]);
953 break;
954 case nir_op_fddx:
955 case nir_op_fddy:
956 case nir_op_fddx_fine:
957 case nir_op_fddy_fine:
958 case nir_op_fddx_coarse:
959 case nir_op_fddy_coarse:
960 result = emit_ddxy(ctx, instr->op, src[0]);
961 break;
962
963 case nir_op_unpack_64_2x32_split_x: {
964 assert(ac_get_llvm_num_components(src[0]) == 1);
965 LLVMValueRef tmp = LLVMBuildBitCast(ctx->ac.builder, src[0],
966 ctx->ac.v2i32,
967 "");
968 result = LLVMBuildExtractElement(ctx->ac.builder, tmp,
969 ctx->ac.i32_0, "");
970 break;
971 }
972
973 case nir_op_unpack_64_2x32_split_y: {
974 assert(ac_get_llvm_num_components(src[0]) == 1);
975 LLVMValueRef tmp = LLVMBuildBitCast(ctx->ac.builder, src[0],
976 ctx->ac.v2i32,
977 "");
978 result = LLVMBuildExtractElement(ctx->ac.builder, tmp,
979 ctx->ac.i32_1, "");
980 break;
981 }
982
983 case nir_op_pack_64_2x32_split: {
984 LLVMValueRef tmp = ac_build_gather_values(&ctx->ac, src, 2);
985 result = LLVMBuildBitCast(ctx->ac.builder, tmp, ctx->ac.i64, "");
986 break;
987 }
988
989 case nir_op_pack_32_2x16_split: {
990 LLVMValueRef tmp = ac_build_gather_values(&ctx->ac, src, 2);
991 result = LLVMBuildBitCast(ctx->ac.builder, tmp, ctx->ac.i32, "");
992 break;
993 }
994
995 case nir_op_unpack_32_2x16_split_x: {
996 LLVMValueRef tmp = LLVMBuildBitCast(ctx->ac.builder, src[0],
997 ctx->ac.v2i16,
998 "");
999 result = LLVMBuildExtractElement(ctx->ac.builder, tmp,
1000 ctx->ac.i32_0, "");
1001 break;
1002 }
1003
1004 case nir_op_unpack_32_2x16_split_y: {
1005 LLVMValueRef tmp = LLVMBuildBitCast(ctx->ac.builder, src[0],
1006 ctx->ac.v2i16,
1007 "");
1008 result = LLVMBuildExtractElement(ctx->ac.builder, tmp,
1009 ctx->ac.i32_1, "");
1010 break;
1011 }
1012
1013 case nir_op_cube_face_coord: {
1014 src[0] = ac_to_float(&ctx->ac, src[0]);
1015 LLVMValueRef results[2];
1016 LLVMValueRef in[3];
1017 for (unsigned chan = 0; chan < 3; chan++)
1018 in[chan] = ac_llvm_extract_elem(&ctx->ac, src[0], chan);
1019 results[0] = ac_build_intrinsic(&ctx->ac, "llvm.amdgcn.cubesc",
1020 ctx->ac.f32, in, 3, AC_FUNC_ATTR_READNONE);
1021 results[1] = ac_build_intrinsic(&ctx->ac, "llvm.amdgcn.cubetc",
1022 ctx->ac.f32, in, 3, AC_FUNC_ATTR_READNONE);
1023 LLVMValueRef ma = ac_build_intrinsic(&ctx->ac, "llvm.amdgcn.cubema",
1024 ctx->ac.f32, in, 3, AC_FUNC_ATTR_READNONE);
1025 results[0] = ac_build_fdiv(&ctx->ac, results[0], ma);
1026 results[1] = ac_build_fdiv(&ctx->ac, results[1], ma);
1027 LLVMValueRef offset = LLVMConstReal(ctx->ac.f32, 0.5);
1028 results[0] = LLVMBuildFAdd(ctx->ac.builder, results[0], offset, "");
1029 results[1] = LLVMBuildFAdd(ctx->ac.builder, results[1], offset, "");
1030 result = ac_build_gather_values(&ctx->ac, results, 2);
1031 break;
1032 }
1033
1034 case nir_op_cube_face_index: {
1035 src[0] = ac_to_float(&ctx->ac, src[0]);
1036 LLVMValueRef in[3];
1037 for (unsigned chan = 0; chan < 3; chan++)
1038 in[chan] = ac_llvm_extract_elem(&ctx->ac, src[0], chan);
1039 result = ac_build_intrinsic(&ctx->ac, "llvm.amdgcn.cubeid",
1040 ctx->ac.f32, in, 3, AC_FUNC_ATTR_READNONE);
1041 break;
1042 }
1043
1044 case nir_op_fmin3:
1045 result = emit_intrin_2f_param(&ctx->ac, "llvm.minnum",
1046 ac_to_float_type(&ctx->ac, def_type), src[0], src[1]);
1047 result = emit_intrin_2f_param(&ctx->ac, "llvm.minnum",
1048 ac_to_float_type(&ctx->ac, def_type), result, src[2]);
1049 break;
1050 case nir_op_umin3:
1051 result = ac_build_umin(&ctx->ac, src[0], src[1]);
1052 result = ac_build_umin(&ctx->ac, result, src[2]);
1053 break;
1054 case nir_op_imin3:
1055 result = ac_build_imin(&ctx->ac, src[0], src[1]);
1056 result = ac_build_imin(&ctx->ac, result, src[2]);
1057 break;
1058 case nir_op_fmax3:
1059 result = emit_intrin_2f_param(&ctx->ac, "llvm.maxnum",
1060 ac_to_float_type(&ctx->ac, def_type), src[0], src[1]);
1061 result = emit_intrin_2f_param(&ctx->ac, "llvm.maxnum",
1062 ac_to_float_type(&ctx->ac, def_type), result, src[2]);
1063 break;
1064 case nir_op_umax3:
1065 result = ac_build_umax(&ctx->ac, src[0], src[1]);
1066 result = ac_build_umax(&ctx->ac, result, src[2]);
1067 break;
1068 case nir_op_imax3:
1069 result = ac_build_imax(&ctx->ac, src[0], src[1]);
1070 result = ac_build_imax(&ctx->ac, result, src[2]);
1071 break;
1072 case nir_op_fmed3: {
1073 src[0] = ac_to_float(&ctx->ac, src[0]);
1074 src[1] = ac_to_float(&ctx->ac, src[1]);
1075 src[2] = ac_to_float(&ctx->ac, src[2]);
1076 result = ac_build_fmed3(&ctx->ac, src[0], src[1], src[2],
1077 instr->dest.dest.ssa.bit_size);
1078 break;
1079 }
1080 case nir_op_imed3: {
1081 LLVMValueRef tmp1 = ac_build_imin(&ctx->ac, src[0], src[1]);
1082 LLVMValueRef tmp2 = ac_build_imax(&ctx->ac, src[0], src[1]);
1083 tmp2 = ac_build_imin(&ctx->ac, tmp2, src[2]);
1084 result = ac_build_imax(&ctx->ac, tmp1, tmp2);
1085 break;
1086 }
1087 case nir_op_umed3: {
1088 LLVMValueRef tmp1 = ac_build_umin(&ctx->ac, src[0], src[1]);
1089 LLVMValueRef tmp2 = ac_build_umax(&ctx->ac, src[0], src[1]);
1090 tmp2 = ac_build_umin(&ctx->ac, tmp2, src[2]);
1091 result = ac_build_umax(&ctx->ac, tmp1, tmp2);
1092 break;
1093 }
1094
1095 default:
1096 fprintf(stderr, "Unknown NIR alu instr: ");
1097 nir_print_instr(&instr->instr, stderr);
1098 fprintf(stderr, "\n");
1099 abort();
1100 }
1101
1102 if (result) {
1103 assert(instr->dest.dest.is_ssa);
1104 result = ac_to_integer_or_pointer(&ctx->ac, result);
1105 ctx->ssa_defs[instr->dest.dest.ssa.index] = result;
1106 }
1107 }
1108
1109 static void visit_load_const(struct ac_nir_context *ctx,
1110 const nir_load_const_instr *instr)
1111 {
1112 LLVMValueRef values[4], value = NULL;
1113 LLVMTypeRef element_type =
1114 LLVMIntTypeInContext(ctx->ac.context, instr->def.bit_size);
1115
1116 for (unsigned i = 0; i < instr->def.num_components; ++i) {
1117 switch (instr->def.bit_size) {
1118 case 8:
1119 values[i] = LLVMConstInt(element_type,
1120 instr->value[i].u8, false);
1121 break;
1122 case 16:
1123 values[i] = LLVMConstInt(element_type,
1124 instr->value[i].u16, false);
1125 break;
1126 case 32:
1127 values[i] = LLVMConstInt(element_type,
1128 instr->value[i].u32, false);
1129 break;
1130 case 64:
1131 values[i] = LLVMConstInt(element_type,
1132 instr->value[i].u64, false);
1133 break;
1134 default:
1135 fprintf(stderr,
1136 "unsupported nir load_const bit_size: %d\n",
1137 instr->def.bit_size);
1138 abort();
1139 }
1140 }
1141 if (instr->def.num_components > 1) {
1142 value = LLVMConstVector(values, instr->def.num_components);
1143 } else
1144 value = values[0];
1145
1146 ctx->ssa_defs[instr->def.index] = value;
1147 }
1148
1149 static LLVMValueRef
1150 get_buffer_size(struct ac_nir_context *ctx, LLVMValueRef descriptor, bool in_elements)
1151 {
1152 LLVMValueRef size =
1153 LLVMBuildExtractElement(ctx->ac.builder, descriptor,
1154 LLVMConstInt(ctx->ac.i32, 2, false), "");
1155
1156 /* GFX8 only */
1157 if (ctx->ac.chip_class == GFX8 && in_elements) {
1158 /* On GFX8, the descriptor contains the size in bytes,
1159 * but TXQ must return the size in elements.
1160 * The stride is always non-zero for resources using TXQ.
1161 */
1162 LLVMValueRef stride =
1163 LLVMBuildExtractElement(ctx->ac.builder, descriptor,
1164 ctx->ac.i32_1, "");
1165 stride = LLVMBuildLShr(ctx->ac.builder, stride,
1166 LLVMConstInt(ctx->ac.i32, 16, false), "");
1167 stride = LLVMBuildAnd(ctx->ac.builder, stride,
1168 LLVMConstInt(ctx->ac.i32, 0x3fff, false), "");
1169
1170 size = LLVMBuildUDiv(ctx->ac.builder, size, stride, "");
1171 }
1172 return size;
1173 }
1174
1175 static LLVMValueRef lower_gather4_integer(struct ac_llvm_context *ctx,
1176 nir_variable *var,
1177 struct ac_image_args *args,
1178 const nir_tex_instr *instr)
1179 {
1180 const struct glsl_type *type = glsl_without_array(var->type);
1181 enum glsl_base_type stype = glsl_get_sampler_result_type(type);
1182 LLVMValueRef half_texel[2];
1183 LLVMValueRef compare_cube_wa = NULL;
1184 LLVMValueRef result;
1185
1186 //TODO Rect
1187 {
1188 struct ac_image_args txq_args = { 0 };
1189
1190 txq_args.dim = get_ac_sampler_dim(ctx, instr->sampler_dim, instr->is_array);
1191 txq_args.opcode = ac_image_get_resinfo;
1192 txq_args.dmask = 0xf;
1193 txq_args.lod = ctx->i32_0;
1194 txq_args.resource = args->resource;
1195 txq_args.attributes = AC_FUNC_ATTR_READNONE;
1196 LLVMValueRef size = ac_build_image_opcode(ctx, &txq_args);
1197
1198 for (unsigned c = 0; c < 2; c++) {
1199 half_texel[c] = LLVMBuildExtractElement(ctx->builder, size,
1200 LLVMConstInt(ctx->i32, c, false), "");
1201 half_texel[c] = LLVMBuildUIToFP(ctx->builder, half_texel[c], ctx->f32, "");
1202 half_texel[c] = ac_build_fdiv(ctx, ctx->f32_1, half_texel[c]);
1203 half_texel[c] = LLVMBuildFMul(ctx->builder, half_texel[c],
1204 LLVMConstReal(ctx->f32, -0.5), "");
1205 }
1206 }
1207
1208 LLVMValueRef orig_coords[2] = { args->coords[0], args->coords[1] };
1209
1210 for (unsigned c = 0; c < 2; c++) {
1211 LLVMValueRef tmp;
1212 tmp = LLVMBuildBitCast(ctx->builder, args->coords[c], ctx->f32, "");
1213 args->coords[c] = LLVMBuildFAdd(ctx->builder, tmp, half_texel[c], "");
1214 }
1215
1216 /*
1217 * Apparantly cube has issue with integer types that the workaround doesn't solve,
1218 * so this tests if the format is 8_8_8_8 and an integer type do an alternate
1219 * workaround by sampling using a scaled type and converting.
1220 * This is taken from amdgpu-pro shaders.
1221 */
1222 /* NOTE this produces some ugly code compared to amdgpu-pro,
1223 * LLVM ends up dumping SGPRs into VGPRs to deal with the compare/select,
1224 * and then reads them back. -pro generates two selects,
1225 * one s_cmp for the descriptor rewriting
1226 * one v_cmp for the coordinate and result changes.
1227 */
1228 if (instr->sampler_dim == GLSL_SAMPLER_DIM_CUBE) {
1229 LLVMValueRef tmp, tmp2;
1230
1231 /* workaround 8/8/8/8 uint/sint cube gather bug */
1232 /* first detect it then change to a scaled read and f2i */
1233 tmp = LLVMBuildExtractElement(ctx->builder, args->resource, ctx->i32_1, "");
1234 tmp2 = tmp;
1235
1236 /* extract the DATA_FORMAT */
1237 tmp = ac_build_bfe(ctx, tmp, LLVMConstInt(ctx->i32, 20, false),
1238 LLVMConstInt(ctx->i32, 6, false), false);
1239
1240 /* is the DATA_FORMAT == 8_8_8_8 */
1241 compare_cube_wa = LLVMBuildICmp(ctx->builder, LLVMIntEQ, tmp, LLVMConstInt(ctx->i32, V_008F14_IMG_DATA_FORMAT_8_8_8_8, false), "");
1242
1243 if (stype == GLSL_TYPE_UINT)
1244 /* Create a NUM FORMAT - 0x2 or 0x4 - USCALED or UINT */
1245 tmp = LLVMBuildSelect(ctx->builder, compare_cube_wa, LLVMConstInt(ctx->i32, 0x8000000, false),
1246 LLVMConstInt(ctx->i32, 0x10000000, false), "");
1247 else
1248 /* Create a NUM FORMAT - 0x3 or 0x5 - SSCALED or SINT */
1249 tmp = LLVMBuildSelect(ctx->builder, compare_cube_wa, LLVMConstInt(ctx->i32, 0xc000000, false),
1250 LLVMConstInt(ctx->i32, 0x14000000, false), "");
1251
1252 /* replace the NUM FORMAT in the descriptor */
1253 tmp2 = LLVMBuildAnd(ctx->builder, tmp2, LLVMConstInt(ctx->i32, C_008F14_NUM_FORMAT, false), "");
1254 tmp2 = LLVMBuildOr(ctx->builder, tmp2, tmp, "");
1255
1256 args->resource = LLVMBuildInsertElement(ctx->builder, args->resource, tmp2, ctx->i32_1, "");
1257
1258 /* don't modify the coordinates for this case */
1259 for (unsigned c = 0; c < 2; ++c)
1260 args->coords[c] = LLVMBuildSelect(
1261 ctx->builder, compare_cube_wa,
1262 orig_coords[c], args->coords[c], "");
1263 }
1264
1265 args->attributes = AC_FUNC_ATTR_READNONE;
1266 result = ac_build_image_opcode(ctx, args);
1267
1268 if (instr->sampler_dim == GLSL_SAMPLER_DIM_CUBE) {
1269 LLVMValueRef tmp, tmp2;
1270
1271 /* if the cube workaround is in place, f2i the result. */
1272 for (unsigned c = 0; c < 4; c++) {
1273 tmp = LLVMBuildExtractElement(ctx->builder, result, LLVMConstInt(ctx->i32, c, false), "");
1274 if (stype == GLSL_TYPE_UINT)
1275 tmp2 = LLVMBuildFPToUI(ctx->builder, tmp, ctx->i32, "");
1276 else
1277 tmp2 = LLVMBuildFPToSI(ctx->builder, tmp, ctx->i32, "");
1278 tmp = LLVMBuildBitCast(ctx->builder, tmp, ctx->i32, "");
1279 tmp2 = LLVMBuildBitCast(ctx->builder, tmp2, ctx->i32, "");
1280 tmp = LLVMBuildSelect(ctx->builder, compare_cube_wa, tmp2, tmp, "");
1281 tmp = LLVMBuildBitCast(ctx->builder, tmp, ctx->f32, "");
1282 result = LLVMBuildInsertElement(ctx->builder, result, tmp, LLVMConstInt(ctx->i32, c, false), "");
1283 }
1284 }
1285 return result;
1286 }
1287
1288 static nir_deref_instr *get_tex_texture_deref(const nir_tex_instr *instr)
1289 {
1290 nir_deref_instr *texture_deref_instr = NULL;
1291
1292 for (unsigned i = 0; i < instr->num_srcs; i++) {
1293 switch (instr->src[i].src_type) {
1294 case nir_tex_src_texture_deref:
1295 texture_deref_instr = nir_src_as_deref(instr->src[i].src);
1296 break;
1297 default:
1298 break;
1299 }
1300 }
1301 return texture_deref_instr;
1302 }
1303
1304 static LLVMValueRef build_tex_intrinsic(struct ac_nir_context *ctx,
1305 const nir_tex_instr *instr,
1306 struct ac_image_args *args)
1307 {
1308 if (instr->sampler_dim == GLSL_SAMPLER_DIM_BUF) {
1309 unsigned mask = nir_ssa_def_components_read(&instr->dest.ssa);
1310
1311 if (ctx->abi->gfx9_stride_size_workaround) {
1312 return ac_build_buffer_load_format_gfx9_safe(&ctx->ac,
1313 args->resource,
1314 args->coords[0],
1315 ctx->ac.i32_0,
1316 util_last_bit(mask),
1317 0, true);
1318 } else {
1319 return ac_build_buffer_load_format(&ctx->ac,
1320 args->resource,
1321 args->coords[0],
1322 ctx->ac.i32_0,
1323 util_last_bit(mask),
1324 0, true);
1325 }
1326 }
1327
1328 args->opcode = ac_image_sample;
1329
1330 switch (instr->op) {
1331 case nir_texop_txf:
1332 case nir_texop_txf_ms:
1333 case nir_texop_samples_identical:
1334 args->opcode = args->level_zero ||
1335 instr->sampler_dim == GLSL_SAMPLER_DIM_MS ?
1336 ac_image_load : ac_image_load_mip;
1337 args->level_zero = false;
1338 break;
1339 case nir_texop_txs:
1340 case nir_texop_query_levels:
1341 args->opcode = ac_image_get_resinfo;
1342 if (!args->lod)
1343 args->lod = ctx->ac.i32_0;
1344 args->level_zero = false;
1345 break;
1346 case nir_texop_tex:
1347 if (ctx->stage != MESA_SHADER_FRAGMENT) {
1348 assert(!args->lod);
1349 args->level_zero = true;
1350 }
1351 break;
1352 case nir_texop_tg4:
1353 args->opcode = ac_image_gather4;
1354 args->level_zero = true;
1355 break;
1356 case nir_texop_lod:
1357 args->opcode = ac_image_get_lod;
1358 break;
1359 default:
1360 break;
1361 }
1362
1363 if (instr->op == nir_texop_tg4 && ctx->ac.chip_class <= GFX8) {
1364 nir_deref_instr *texture_deref_instr = get_tex_texture_deref(instr);
1365 nir_variable *var = nir_deref_instr_get_variable(texture_deref_instr);
1366 const struct glsl_type *type = glsl_without_array(var->type);
1367 enum glsl_base_type stype = glsl_get_sampler_result_type(type);
1368 if (stype == GLSL_TYPE_UINT || stype == GLSL_TYPE_INT) {
1369 return lower_gather4_integer(&ctx->ac, var, args, instr);
1370 }
1371 }
1372
1373 /* Fixup for GFX9 which allocates 1D textures as 2D. */
1374 if (instr->op == nir_texop_lod && ctx->ac.chip_class == GFX9) {
1375 if ((args->dim == ac_image_2darray ||
1376 args->dim == ac_image_2d) && !args->coords[1]) {
1377 args->coords[1] = ctx->ac.i32_0;
1378 }
1379 }
1380
1381 args->attributes = AC_FUNC_ATTR_READNONE;
1382 bool cs_derivs = ctx->stage == MESA_SHADER_COMPUTE &&
1383 ctx->info->cs.derivative_group != DERIVATIVE_GROUP_NONE;
1384 if (ctx->stage == MESA_SHADER_FRAGMENT || cs_derivs) {
1385 /* Prevent texture instructions with implicit derivatives from being
1386 * sinked into branches. */
1387 switch (instr->op) {
1388 case nir_texop_tex:
1389 case nir_texop_txb:
1390 case nir_texop_lod:
1391 args->attributes |= AC_FUNC_ATTR_CONVERGENT;
1392 break;
1393 default:
1394 break;
1395 }
1396 }
1397
1398 return ac_build_image_opcode(&ctx->ac, args);
1399 }
1400
1401 static LLVMValueRef visit_vulkan_resource_reindex(struct ac_nir_context *ctx,
1402 nir_intrinsic_instr *instr)
1403 {
1404 LLVMValueRef ptr = get_src(ctx, instr->src[0]);
1405 LLVMValueRef index = get_src(ctx, instr->src[1]);
1406
1407 LLVMValueRef result = LLVMBuildGEP(ctx->ac.builder, ptr, &index, 1, "");
1408 LLVMSetMetadata(result, ctx->ac.uniform_md_kind, ctx->ac.empty_md);
1409 return result;
1410 }
1411
1412 static LLVMValueRef visit_load_push_constant(struct ac_nir_context *ctx,
1413 nir_intrinsic_instr *instr)
1414 {
1415 LLVMValueRef ptr, addr;
1416 LLVMValueRef src0 = get_src(ctx, instr->src[0]);
1417 unsigned index = nir_intrinsic_base(instr);
1418
1419 addr = LLVMConstInt(ctx->ac.i32, index, 0);
1420 addr = LLVMBuildAdd(ctx->ac.builder, addr, src0, "");
1421
1422 /* Load constant values from user SGPRS when possible, otherwise
1423 * fallback to the default path that loads directly from memory.
1424 */
1425 if (LLVMIsConstant(src0) &&
1426 instr->dest.ssa.bit_size == 32) {
1427 unsigned count = instr->dest.ssa.num_components;
1428 unsigned offset = index;
1429
1430 offset += LLVMConstIntGetZExtValue(src0);
1431 offset /= 4;
1432
1433 offset -= ctx->abi->base_inline_push_consts;
1434
1435 if (offset + count <= ctx->abi->num_inline_push_consts) {
1436 return ac_build_gather_values(&ctx->ac,
1437 ctx->abi->inline_push_consts + offset,
1438 count);
1439 }
1440 }
1441
1442 ptr = LLVMBuildGEP(ctx->ac.builder, ctx->abi->push_constants, &addr, 1, "");
1443
1444 if (instr->dest.ssa.bit_size == 8) {
1445 unsigned load_dwords = instr->dest.ssa.num_components > 1 ? 2 : 1;
1446 LLVMTypeRef vec_type = LLVMVectorType(LLVMInt8TypeInContext(ctx->ac.context), 4 * load_dwords);
1447 ptr = ac_cast_ptr(&ctx->ac, ptr, vec_type);
1448 LLVMValueRef res = LLVMBuildLoad(ctx->ac.builder, ptr, "");
1449
1450 LLVMValueRef params[3];
1451 if (load_dwords > 1) {
1452 LLVMValueRef res_vec = LLVMBuildBitCast(ctx->ac.builder, res, LLVMVectorType(ctx->ac.i32, 2), "");
1453 params[0] = LLVMBuildExtractElement(ctx->ac.builder, res_vec, LLVMConstInt(ctx->ac.i32, 1, false), "");
1454 params[1] = LLVMBuildExtractElement(ctx->ac.builder, res_vec, LLVMConstInt(ctx->ac.i32, 0, false), "");
1455 } else {
1456 res = LLVMBuildBitCast(ctx->ac.builder, res, ctx->ac.i32, "");
1457 params[0] = ctx->ac.i32_0;
1458 params[1] = res;
1459 }
1460 params[2] = addr;
1461 res = ac_build_intrinsic(&ctx->ac, "llvm.amdgcn.alignbyte", ctx->ac.i32, params, 3, 0);
1462
1463 res = LLVMBuildTrunc(ctx->ac.builder, res, LLVMIntTypeInContext(ctx->ac.context, instr->dest.ssa.num_components * 8), "");
1464 if (instr->dest.ssa.num_components > 1)
1465 res = LLVMBuildBitCast(ctx->ac.builder, res, LLVMVectorType(LLVMInt8TypeInContext(ctx->ac.context), instr->dest.ssa.num_components), "");
1466 return res;
1467 } else if (instr->dest.ssa.bit_size == 16) {
1468 unsigned load_dwords = instr->dest.ssa.num_components / 2 + 1;
1469 LLVMTypeRef vec_type = LLVMVectorType(LLVMInt16TypeInContext(ctx->ac.context), 2 * load_dwords);
1470 ptr = ac_cast_ptr(&ctx->ac, ptr, vec_type);
1471 LLVMValueRef res = LLVMBuildLoad(ctx->ac.builder, ptr, "");
1472 res = LLVMBuildBitCast(ctx->ac.builder, res, vec_type, "");
1473 LLVMValueRef cond = LLVMBuildLShr(ctx->ac.builder, addr, ctx->ac.i32_1, "");
1474 cond = LLVMBuildTrunc(ctx->ac.builder, cond, ctx->ac.i1, "");
1475 LLVMValueRef mask[] = { LLVMConstInt(ctx->ac.i32, 0, false), LLVMConstInt(ctx->ac.i32, 1, false),
1476 LLVMConstInt(ctx->ac.i32, 2, false), LLVMConstInt(ctx->ac.i32, 3, false),
1477 LLVMConstInt(ctx->ac.i32, 4, false)};
1478 LLVMValueRef swizzle_aligned = LLVMConstVector(&mask[0], instr->dest.ssa.num_components);
1479 LLVMValueRef swizzle_unaligned = LLVMConstVector(&mask[1], instr->dest.ssa.num_components);
1480 LLVMValueRef shuffle_aligned = LLVMBuildShuffleVector(ctx->ac.builder, res, res, swizzle_aligned, "");
1481 LLVMValueRef shuffle_unaligned = LLVMBuildShuffleVector(ctx->ac.builder, res, res, swizzle_unaligned, "");
1482 res = LLVMBuildSelect(ctx->ac.builder, cond, shuffle_unaligned, shuffle_aligned, "");
1483 return LLVMBuildBitCast(ctx->ac.builder, res, get_def_type(ctx, &instr->dest.ssa), "");
1484 }
1485
1486 ptr = ac_cast_ptr(&ctx->ac, ptr, get_def_type(ctx, &instr->dest.ssa));
1487
1488 return LLVMBuildLoad(ctx->ac.builder, ptr, "");
1489 }
1490
1491 static LLVMValueRef visit_get_buffer_size(struct ac_nir_context *ctx,
1492 const nir_intrinsic_instr *instr)
1493 {
1494 LLVMValueRef index = get_src(ctx, instr->src[0]);
1495
1496 return get_buffer_size(ctx, ctx->abi->load_ssbo(ctx->abi, index, false), false);
1497 }
1498
1499 static uint32_t widen_mask(uint32_t mask, unsigned multiplier)
1500 {
1501 uint32_t new_mask = 0;
1502 for(unsigned i = 0; i < 32 && (1u << i) <= mask; ++i)
1503 if (mask & (1u << i))
1504 new_mask |= ((1u << multiplier) - 1u) << (i * multiplier);
1505 return new_mask;
1506 }
1507
1508 static LLVMValueRef extract_vector_range(struct ac_llvm_context *ctx, LLVMValueRef src,
1509 unsigned start, unsigned count)
1510 {
1511 LLVMValueRef mask[] = {
1512 ctx->i32_0, ctx->i32_1,
1513 LLVMConstInt(ctx->i32, 2, false), LLVMConstInt(ctx->i32, 3, false) };
1514
1515 unsigned src_elements = ac_get_llvm_num_components(src);
1516
1517 if (count == src_elements) {
1518 assert(start == 0);
1519 return src;
1520 } else if (count == 1) {
1521 assert(start < src_elements);
1522 return LLVMBuildExtractElement(ctx->builder, src, mask[start], "");
1523 } else {
1524 assert(start + count <= src_elements);
1525 assert(count <= 4);
1526 LLVMValueRef swizzle = LLVMConstVector(&mask[start], count);
1527 return LLVMBuildShuffleVector(ctx->builder, src, src, swizzle, "");
1528 }
1529 }
1530
1531 static unsigned get_cache_policy(struct ac_nir_context *ctx,
1532 enum gl_access_qualifier access,
1533 bool may_store_unaligned,
1534 bool writeonly_memory)
1535 {
1536 unsigned cache_policy = 0;
1537
1538 /* GFX6 has a TC L1 bug causing corruption of 8bit/16bit stores. All
1539 * store opcodes not aligned to a dword are affected. The only way to
1540 * get unaligned stores is through shader images.
1541 */
1542 if (((may_store_unaligned && ctx->ac.chip_class == GFX6) ||
1543 /* If this is write-only, don't keep data in L1 to prevent
1544 * evicting L1 cache lines that may be needed by other
1545 * instructions.
1546 */
1547 writeonly_memory ||
1548 access & (ACCESS_COHERENT | ACCESS_VOLATILE))) {
1549 cache_policy |= ac_glc;
1550 }
1551
1552 return cache_policy;
1553 }
1554
1555 static void visit_store_ssbo(struct ac_nir_context *ctx,
1556 nir_intrinsic_instr *instr)
1557 {
1558 LLVMValueRef src_data = get_src(ctx, instr->src[0]);
1559 int elem_size_bytes = ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src_data)) / 8;
1560 unsigned writemask = nir_intrinsic_write_mask(instr);
1561 enum gl_access_qualifier access = nir_intrinsic_access(instr);
1562 bool writeonly_memory = access & ACCESS_NON_READABLE;
1563 unsigned cache_policy = get_cache_policy(ctx, access, false, writeonly_memory);
1564
1565 LLVMValueRef rsrc = ctx->abi->load_ssbo(ctx->abi,
1566 get_src(ctx, instr->src[1]), true);
1567 LLVMValueRef base_data = src_data;
1568 base_data = ac_trim_vector(&ctx->ac, base_data, instr->num_components);
1569 LLVMValueRef base_offset = get_src(ctx, instr->src[2]);
1570
1571 while (writemask) {
1572 int start, count;
1573 LLVMValueRef data, offset;
1574 LLVMTypeRef data_type;
1575
1576 u_bit_scan_consecutive_range(&writemask, &start, &count);
1577
1578 /* Due to an LLVM limitation with LLVM < 9, split 3-element
1579 * writes into a 2-element and a 1-element write. */
1580 if (count == 3 &&
1581 (elem_size_bytes != 4 || !ac_has_vec3_support(ctx->ac.chip_class, false))) {
1582 writemask |= 1 << (start + 2);
1583 count = 2;
1584 }
1585 int num_bytes = count * elem_size_bytes; /* count in bytes */
1586
1587 /* we can only store 4 DWords at the same time.
1588 * can only happen for 64 Bit vectors. */
1589 if (num_bytes > 16) {
1590 writemask |= ((1u << (count - 2)) - 1u) << (start + 2);
1591 count = 2;
1592 num_bytes = 16;
1593 }
1594
1595 /* check alignment of 16 Bit stores */
1596 if (elem_size_bytes == 2 && num_bytes > 2 && (start % 2) == 1) {
1597 writemask |= ((1u << (count - 1)) - 1u) << (start + 1);
1598 count = 1;
1599 num_bytes = 2;
1600 }
1601 data = extract_vector_range(&ctx->ac, base_data, start, count);
1602
1603 offset = LLVMBuildAdd(ctx->ac.builder, base_offset,
1604 LLVMConstInt(ctx->ac.i32, start * elem_size_bytes, false), "");
1605
1606 if (num_bytes == 1) {
1607 ac_build_tbuffer_store_byte(&ctx->ac, rsrc, data,
1608 offset, ctx->ac.i32_0,
1609 cache_policy);
1610 } else if (num_bytes == 2) {
1611 ac_build_tbuffer_store_short(&ctx->ac, rsrc, data,
1612 offset, ctx->ac.i32_0,
1613 cache_policy);
1614 } else {
1615 int num_channels = num_bytes / 4;
1616
1617 switch (num_bytes) {
1618 case 16: /* v4f32 */
1619 data_type = ctx->ac.v4f32;
1620 break;
1621 case 12: /* v3f32 */
1622 data_type = ctx->ac.v3f32;
1623 break;
1624 case 8: /* v2f32 */
1625 data_type = ctx->ac.v2f32;
1626 break;
1627 case 4: /* f32 */
1628 data_type = ctx->ac.f32;
1629 break;
1630 default:
1631 unreachable("Malformed vector store.");
1632 }
1633 data = LLVMBuildBitCast(ctx->ac.builder, data, data_type, "");
1634
1635 ac_build_buffer_store_dword(&ctx->ac, rsrc, data,
1636 num_channels, offset,
1637 ctx->ac.i32_0, 0,
1638 cache_policy, false);
1639 }
1640 }
1641 }
1642
1643 static LLVMValueRef emit_ssbo_comp_swap_64(struct ac_nir_context *ctx,
1644 LLVMValueRef descriptor,
1645 LLVMValueRef offset,
1646 LLVMValueRef compare,
1647 LLVMValueRef exchange)
1648 {
1649 LLVMBasicBlockRef start_block = NULL, then_block = NULL;
1650 if (ctx->abi->robust_buffer_access) {
1651 LLVMValueRef size = ac_llvm_extract_elem(&ctx->ac, descriptor, 2);
1652
1653 LLVMValueRef cond = LLVMBuildICmp(ctx->ac.builder, LLVMIntULT, offset, size, "");
1654 start_block = LLVMGetInsertBlock(ctx->ac.builder);
1655
1656 ac_build_ifcc(&ctx->ac, cond, -1);
1657
1658 then_block = LLVMGetInsertBlock(ctx->ac.builder);
1659 }
1660
1661 LLVMValueRef ptr_parts[2] = {
1662 ac_llvm_extract_elem(&ctx->ac, descriptor, 0),
1663 LLVMBuildAnd(ctx->ac.builder,
1664 ac_llvm_extract_elem(&ctx->ac, descriptor, 1),
1665 LLVMConstInt(ctx->ac.i32, 65535, 0), "")
1666 };
1667
1668 ptr_parts[1] = LLVMBuildTrunc(ctx->ac.builder, ptr_parts[1], ctx->ac.i16, "");
1669 ptr_parts[1] = LLVMBuildSExt(ctx->ac.builder, ptr_parts[1], ctx->ac.i32, "");
1670
1671 offset = LLVMBuildZExt(ctx->ac.builder, offset, ctx->ac.i64, "");
1672
1673 LLVMValueRef ptr = ac_build_gather_values(&ctx->ac, ptr_parts, 2);
1674 ptr = LLVMBuildBitCast(ctx->ac.builder, ptr, ctx->ac.i64, "");
1675 ptr = LLVMBuildAdd(ctx->ac.builder, ptr, offset, "");
1676 ptr = LLVMBuildIntToPtr(ctx->ac.builder, ptr, LLVMPointerType(ctx->ac.i64, AC_ADDR_SPACE_GLOBAL), "");
1677
1678 LLVMValueRef result = ac_build_atomic_cmp_xchg(&ctx->ac, ptr, compare, exchange, "singlethread-one-as");
1679 result = LLVMBuildExtractValue(ctx->ac.builder, result, 0, "");
1680
1681 if (ctx->abi->robust_buffer_access) {
1682 ac_build_endif(&ctx->ac, -1);
1683
1684 LLVMBasicBlockRef incoming_blocks[2] = {
1685 start_block,
1686 then_block,
1687 };
1688
1689 LLVMValueRef incoming_values[2] = {
1690 LLVMConstInt(ctx->ac.i64, 0, 0),
1691 result,
1692 };
1693 LLVMValueRef ret = LLVMBuildPhi(ctx->ac.builder, ctx->ac.i64, "");
1694 LLVMAddIncoming(ret, incoming_values, incoming_blocks, 2);
1695 return ret;
1696 } else {
1697 return result;
1698 }
1699 }
1700
1701 static LLVMValueRef visit_atomic_ssbo(struct ac_nir_context *ctx,
1702 const nir_intrinsic_instr *instr)
1703 {
1704 LLVMTypeRef return_type = LLVMTypeOf(get_src(ctx, instr->src[2]));
1705 const char *op;
1706 char name[64], type[8];
1707 LLVMValueRef params[6], descriptor;
1708 int arg_count = 0;
1709
1710 switch (instr->intrinsic) {
1711 case nir_intrinsic_ssbo_atomic_add:
1712 op = "add";
1713 break;
1714 case nir_intrinsic_ssbo_atomic_imin:
1715 op = "smin";
1716 break;
1717 case nir_intrinsic_ssbo_atomic_umin:
1718 op = "umin";
1719 break;
1720 case nir_intrinsic_ssbo_atomic_imax:
1721 op = "smax";
1722 break;
1723 case nir_intrinsic_ssbo_atomic_umax:
1724 op = "umax";
1725 break;
1726 case nir_intrinsic_ssbo_atomic_and:
1727 op = "and";
1728 break;
1729 case nir_intrinsic_ssbo_atomic_or:
1730 op = "or";
1731 break;
1732 case nir_intrinsic_ssbo_atomic_xor:
1733 op = "xor";
1734 break;
1735 case nir_intrinsic_ssbo_atomic_exchange:
1736 op = "swap";
1737 break;
1738 case nir_intrinsic_ssbo_atomic_comp_swap:
1739 op = "cmpswap";
1740 break;
1741 default:
1742 abort();
1743 }
1744
1745 descriptor = ctx->abi->load_ssbo(ctx->abi,
1746 get_src(ctx, instr->src[0]),
1747 true);
1748
1749 if (instr->intrinsic == nir_intrinsic_ssbo_atomic_comp_swap &&
1750 return_type == ctx->ac.i64) {
1751 return emit_ssbo_comp_swap_64(ctx, descriptor,
1752 get_src(ctx, instr->src[1]),
1753 get_src(ctx, instr->src[2]),
1754 get_src(ctx, instr->src[3]));
1755 }
1756 if (instr->intrinsic == nir_intrinsic_ssbo_atomic_comp_swap) {
1757 params[arg_count++] = ac_llvm_extract_elem(&ctx->ac, get_src(ctx, instr->src[3]), 0);
1758 }
1759 params[arg_count++] = ac_llvm_extract_elem(&ctx->ac, get_src(ctx, instr->src[2]), 0);
1760 params[arg_count++] = descriptor;
1761
1762 if (HAVE_LLVM >= 0x900) {
1763 /* XXX: The new raw/struct atomic intrinsics are buggy with
1764 * LLVM 8, see r358579.
1765 */
1766 params[arg_count++] = get_src(ctx, instr->src[1]); /* voffset */
1767 params[arg_count++] = ctx->ac.i32_0; /* soffset */
1768 params[arg_count++] = ctx->ac.i32_0; /* slc */
1769
1770 ac_build_type_name_for_intr(return_type, type, sizeof(type));
1771 snprintf(name, sizeof(name),
1772 "llvm.amdgcn.raw.buffer.atomic.%s.%s", op, type);
1773 } else {
1774 params[arg_count++] = ctx->ac.i32_0; /* vindex */
1775 params[arg_count++] = get_src(ctx, instr->src[1]); /* voffset */
1776 params[arg_count++] = ctx->ac.i1false; /* slc */
1777
1778 assert(return_type == ctx->ac.i32);
1779 snprintf(name, sizeof(name),
1780 "llvm.amdgcn.buffer.atomic.%s", op);
1781 }
1782
1783 return ac_build_intrinsic(&ctx->ac, name, return_type, params,
1784 arg_count, 0);
1785 }
1786
1787 static LLVMValueRef visit_load_buffer(struct ac_nir_context *ctx,
1788 const nir_intrinsic_instr *instr)
1789 {
1790 int elem_size_bytes = instr->dest.ssa.bit_size / 8;
1791 int num_components = instr->num_components;
1792 enum gl_access_qualifier access = nir_intrinsic_access(instr);
1793 unsigned cache_policy = get_cache_policy(ctx, access, false, false);
1794
1795 LLVMValueRef offset = get_src(ctx, instr->src[1]);
1796 LLVMValueRef rsrc = ctx->abi->load_ssbo(ctx->abi,
1797 get_src(ctx, instr->src[0]), false);
1798 LLVMValueRef vindex = ctx->ac.i32_0;
1799
1800 LLVMTypeRef def_type = get_def_type(ctx, &instr->dest.ssa);
1801 LLVMTypeRef def_elem_type = num_components > 1 ? LLVMGetElementType(def_type) : def_type;
1802
1803 LLVMValueRef results[4];
1804 for (int i = 0; i < num_components;) {
1805 int num_elems = num_components - i;
1806 if (elem_size_bytes < 4 && nir_intrinsic_align(instr) % 4 != 0)
1807 num_elems = 1;
1808 if (num_elems * elem_size_bytes > 16)
1809 num_elems = 16 / elem_size_bytes;
1810 int load_bytes = num_elems * elem_size_bytes;
1811
1812 LLVMValueRef immoffset = LLVMConstInt(ctx->ac.i32, i * elem_size_bytes, false);
1813
1814 LLVMValueRef ret;
1815
1816 if (load_bytes == 1) {
1817 ret = ac_build_tbuffer_load_byte(&ctx->ac,
1818 rsrc,
1819 offset,
1820 ctx->ac.i32_0,
1821 immoffset,
1822 cache_policy);
1823 } else if (load_bytes == 2) {
1824 ret = ac_build_tbuffer_load_short(&ctx->ac,
1825 rsrc,
1826 offset,
1827 ctx->ac.i32_0,
1828 immoffset,
1829 cache_policy);
1830 } else {
1831 int num_channels = util_next_power_of_two(load_bytes) / 4;
1832 bool can_speculate = access & ACCESS_CAN_REORDER;
1833
1834 ret = ac_build_buffer_load(&ctx->ac, rsrc, num_channels,
1835 vindex, offset, immoffset, 0,
1836 cache_policy, can_speculate, false);
1837 }
1838
1839 LLVMTypeRef byte_vec = LLVMVectorType(ctx->ac.i8, ac_get_type_size(LLVMTypeOf(ret)));
1840 ret = LLVMBuildBitCast(ctx->ac.builder, ret, byte_vec, "");
1841 ret = ac_trim_vector(&ctx->ac, ret, load_bytes);
1842
1843 LLVMTypeRef ret_type = LLVMVectorType(def_elem_type, num_elems);
1844 ret = LLVMBuildBitCast(ctx->ac.builder, ret, ret_type, "");
1845
1846 for (unsigned j = 0; j < num_elems; j++) {
1847 results[i + j] = LLVMBuildExtractElement(ctx->ac.builder, ret, LLVMConstInt(ctx->ac.i32, j, false), "");
1848 }
1849 i += num_elems;
1850 }
1851
1852 return ac_build_gather_values(&ctx->ac, results, num_components);
1853 }
1854
1855 static LLVMValueRef visit_load_ubo_buffer(struct ac_nir_context *ctx,
1856 const nir_intrinsic_instr *instr)
1857 {
1858 LLVMValueRef ret;
1859 LLVMValueRef rsrc = get_src(ctx, instr->src[0]);
1860 LLVMValueRef offset = get_src(ctx, instr->src[1]);
1861 int num_components = instr->num_components;
1862
1863 if (ctx->abi->load_ubo)
1864 rsrc = ctx->abi->load_ubo(ctx->abi, rsrc);
1865
1866 if (instr->dest.ssa.bit_size == 64)
1867 num_components *= 2;
1868
1869 if (instr->dest.ssa.bit_size == 16 || instr->dest.ssa.bit_size == 8) {
1870 unsigned load_bytes = instr->dest.ssa.bit_size / 8;
1871 LLVMValueRef results[num_components];
1872 for (unsigned i = 0; i < num_components; ++i) {
1873 LLVMValueRef immoffset = LLVMConstInt(ctx->ac.i32,
1874 load_bytes * i, 0);
1875
1876 if (load_bytes == 1) {
1877 results[i] = ac_build_tbuffer_load_byte(&ctx->ac,
1878 rsrc,
1879 offset,
1880 ctx->ac.i32_0,
1881 immoffset,
1882 0);
1883 } else {
1884 assert(load_bytes == 2);
1885 results[i] = ac_build_tbuffer_load_short(&ctx->ac,
1886 rsrc,
1887 offset,
1888 ctx->ac.i32_0,
1889 immoffset,
1890 0);
1891 }
1892 }
1893 ret = ac_build_gather_values(&ctx->ac, results, num_components);
1894 } else {
1895 ret = ac_build_buffer_load(&ctx->ac, rsrc, num_components, NULL, offset,
1896 NULL, 0, 0, true, true);
1897
1898 ret = ac_trim_vector(&ctx->ac, ret, num_components);
1899 }
1900
1901 return LLVMBuildBitCast(ctx->ac.builder, ret,
1902 get_def_type(ctx, &instr->dest.ssa), "");
1903 }
1904
1905 static void
1906 get_deref_offset(struct ac_nir_context *ctx, nir_deref_instr *instr,
1907 bool vs_in, unsigned *vertex_index_out,
1908 LLVMValueRef *vertex_index_ref,
1909 unsigned *const_out, LLVMValueRef *indir_out)
1910 {
1911 nir_variable *var = nir_deref_instr_get_variable(instr);
1912 nir_deref_path path;
1913 unsigned idx_lvl = 1;
1914
1915 nir_deref_path_init(&path, instr, NULL);
1916
1917 if (vertex_index_out != NULL || vertex_index_ref != NULL) {
1918 if (vertex_index_ref) {
1919 *vertex_index_ref = get_src(ctx, path.path[idx_lvl]->arr.index);
1920 if (vertex_index_out)
1921 *vertex_index_out = 0;
1922 } else {
1923 *vertex_index_out = nir_src_as_uint(path.path[idx_lvl]->arr.index);
1924 }
1925 ++idx_lvl;
1926 }
1927
1928 uint32_t const_offset = 0;
1929 LLVMValueRef offset = NULL;
1930
1931 if (var->data.compact) {
1932 assert(instr->deref_type == nir_deref_type_array);
1933 const_offset = nir_src_as_uint(instr->arr.index);
1934 goto out;
1935 }
1936
1937 for (; path.path[idx_lvl]; ++idx_lvl) {
1938 const struct glsl_type *parent_type = path.path[idx_lvl - 1]->type;
1939 if (path.path[idx_lvl]->deref_type == nir_deref_type_struct) {
1940 unsigned index = path.path[idx_lvl]->strct.index;
1941
1942 for (unsigned i = 0; i < index; i++) {
1943 const struct glsl_type *ft = glsl_get_struct_field(parent_type, i);
1944 const_offset += glsl_count_attribute_slots(ft, vs_in);
1945 }
1946 } else if(path.path[idx_lvl]->deref_type == nir_deref_type_array) {
1947 unsigned size = glsl_count_attribute_slots(path.path[idx_lvl]->type, vs_in);
1948 LLVMValueRef array_off = LLVMBuildMul(ctx->ac.builder, LLVMConstInt(ctx->ac.i32, size, 0),
1949 get_src(ctx, path.path[idx_lvl]->arr.index), "");
1950 if (offset)
1951 offset = LLVMBuildAdd(ctx->ac.builder, offset, array_off, "");
1952 else
1953 offset = array_off;
1954 } else
1955 unreachable("Uhandled deref type in get_deref_instr_offset");
1956 }
1957
1958 out:
1959 nir_deref_path_finish(&path);
1960
1961 if (const_offset && offset)
1962 offset = LLVMBuildAdd(ctx->ac.builder, offset,
1963 LLVMConstInt(ctx->ac.i32, const_offset, 0),
1964 "");
1965
1966 *const_out = const_offset;
1967 *indir_out = offset;
1968 }
1969
1970 static LLVMValueRef load_tess_varyings(struct ac_nir_context *ctx,
1971 nir_intrinsic_instr *instr,
1972 bool load_inputs)
1973 {
1974 LLVMValueRef result;
1975 LLVMValueRef vertex_index = NULL;
1976 LLVMValueRef indir_index = NULL;
1977 unsigned const_index = 0;
1978
1979 nir_variable *var = nir_deref_instr_get_variable(nir_instr_as_deref(instr->src[0].ssa->parent_instr));
1980
1981 unsigned location = var->data.location;
1982 unsigned driver_location = var->data.driver_location;
1983 const bool is_patch = var->data.patch;
1984 const bool is_compact = var->data.compact;
1985
1986 get_deref_offset(ctx, nir_instr_as_deref(instr->src[0].ssa->parent_instr),
1987 false, NULL, is_patch ? NULL : &vertex_index,
1988 &const_index, &indir_index);
1989
1990 LLVMTypeRef dest_type = get_def_type(ctx, &instr->dest.ssa);
1991
1992 LLVMTypeRef src_component_type;
1993 if (LLVMGetTypeKind(dest_type) == LLVMVectorTypeKind)
1994 src_component_type = LLVMGetElementType(dest_type);
1995 else
1996 src_component_type = dest_type;
1997
1998 result = ctx->abi->load_tess_varyings(ctx->abi, src_component_type,
1999 vertex_index, indir_index,
2000 const_index, location, driver_location,
2001 var->data.location_frac,
2002 instr->num_components,
2003 is_patch, is_compact, load_inputs);
2004 if (instr->dest.ssa.bit_size == 16) {
2005 result = ac_to_integer(&ctx->ac, result);
2006 result = LLVMBuildTrunc(ctx->ac.builder, result, dest_type, "");
2007 }
2008 return LLVMBuildBitCast(ctx->ac.builder, result, dest_type, "");
2009 }
2010
2011 static unsigned
2012 type_scalar_size_bytes(const struct glsl_type *type)
2013 {
2014 assert(glsl_type_is_vector_or_scalar(type) ||
2015 glsl_type_is_matrix(type));
2016 return glsl_type_is_boolean(type) ? 4 : glsl_get_bit_size(type) / 8;
2017 }
2018
2019 static LLVMValueRef visit_load_var(struct ac_nir_context *ctx,
2020 nir_intrinsic_instr *instr)
2021 {
2022 nir_deref_instr *deref = nir_instr_as_deref(instr->src[0].ssa->parent_instr);
2023 nir_variable *var = nir_deref_instr_get_variable(deref);
2024
2025 LLVMValueRef values[8];
2026 int idx = 0;
2027 int ve = instr->dest.ssa.num_components;
2028 unsigned comp = 0;
2029 LLVMValueRef indir_index;
2030 LLVMValueRef ret;
2031 unsigned const_index;
2032 unsigned stride = 4;
2033 int mode = deref->mode;
2034
2035 if (var) {
2036 bool vs_in = ctx->stage == MESA_SHADER_VERTEX &&
2037 var->data.mode == nir_var_shader_in;
2038 idx = var->data.driver_location;
2039 comp = var->data.location_frac;
2040 mode = var->data.mode;
2041
2042 get_deref_offset(ctx, deref, vs_in, NULL, NULL,
2043 &const_index, &indir_index);
2044
2045 if (var->data.compact) {
2046 stride = 1;
2047 const_index += comp;
2048 comp = 0;
2049 }
2050 }
2051
2052 if (instr->dest.ssa.bit_size == 64 &&
2053 (deref->mode == nir_var_shader_in ||
2054 deref->mode == nir_var_shader_out ||
2055 deref->mode == nir_var_function_temp))
2056 ve *= 2;
2057
2058 switch (mode) {
2059 case nir_var_shader_in:
2060 if (ctx->stage == MESA_SHADER_TESS_CTRL ||
2061 ctx->stage == MESA_SHADER_TESS_EVAL) {
2062 return load_tess_varyings(ctx, instr, true);
2063 }
2064
2065 if (ctx->stage == MESA_SHADER_GEOMETRY) {
2066 LLVMTypeRef type = LLVMIntTypeInContext(ctx->ac.context, instr->dest.ssa.bit_size);
2067 LLVMValueRef indir_index;
2068 unsigned const_index, vertex_index;
2069 get_deref_offset(ctx, deref, false, &vertex_index, NULL,
2070 &const_index, &indir_index);
2071
2072 return ctx->abi->load_inputs(ctx->abi, var->data.location,
2073 var->data.driver_location,
2074 var->data.location_frac,
2075 instr->num_components, vertex_index, const_index, type);
2076 }
2077
2078 for (unsigned chan = comp; chan < ve + comp; chan++) {
2079 if (indir_index) {
2080 unsigned count = glsl_count_attribute_slots(
2081 var->type,
2082 ctx->stage == MESA_SHADER_VERTEX);
2083 count -= chan / 4;
2084 LLVMValueRef tmp_vec = ac_build_gather_values_extended(
2085 &ctx->ac, ctx->abi->inputs + idx + chan, count,
2086 stride, false, true);
2087
2088 values[chan] = LLVMBuildExtractElement(ctx->ac.builder,
2089 tmp_vec,
2090 indir_index, "");
2091 } else
2092 values[chan] = ctx->abi->inputs[idx + chan + const_index * stride];
2093 }
2094 break;
2095 case nir_var_function_temp:
2096 for (unsigned chan = 0; chan < ve; chan++) {
2097 if (indir_index) {
2098 unsigned count = glsl_count_attribute_slots(
2099 var->type, false);
2100 count -= chan / 4;
2101 LLVMValueRef tmp_vec = ac_build_gather_values_extended(
2102 &ctx->ac, ctx->locals + idx + chan, count,
2103 stride, true, true);
2104
2105 values[chan] = LLVMBuildExtractElement(ctx->ac.builder,
2106 tmp_vec,
2107 indir_index, "");
2108 } else {
2109 values[chan] = LLVMBuildLoad(ctx->ac.builder, ctx->locals[idx + chan + const_index * stride], "");
2110 }
2111 }
2112 break;
2113 case nir_var_mem_shared: {
2114 LLVMValueRef address = get_src(ctx, instr->src[0]);
2115 LLVMValueRef val = LLVMBuildLoad(ctx->ac.builder, address, "");
2116 return LLVMBuildBitCast(ctx->ac.builder, val,
2117 get_def_type(ctx, &instr->dest.ssa),
2118 "");
2119 }
2120 case nir_var_shader_out:
2121 if (ctx->stage == MESA_SHADER_TESS_CTRL) {
2122 return load_tess_varyings(ctx, instr, false);
2123 }
2124
2125 if (ctx->stage == MESA_SHADER_FRAGMENT &&
2126 var->data.fb_fetch_output &&
2127 ctx->abi->emit_fbfetch)
2128 return ctx->abi->emit_fbfetch(ctx->abi);
2129
2130 for (unsigned chan = comp; chan < ve + comp; chan++) {
2131 if (indir_index) {
2132 unsigned count = glsl_count_attribute_slots(
2133 var->type, false);
2134 count -= chan / 4;
2135 LLVMValueRef tmp_vec = ac_build_gather_values_extended(
2136 &ctx->ac, ctx->abi->outputs + idx + chan, count,
2137 stride, true, true);
2138
2139 values[chan] = LLVMBuildExtractElement(ctx->ac.builder,
2140 tmp_vec,
2141 indir_index, "");
2142 } else {
2143 values[chan] = LLVMBuildLoad(ctx->ac.builder,
2144 ctx->abi->outputs[idx + chan + const_index * stride],
2145 "");
2146 }
2147 }
2148 break;
2149 case nir_var_mem_global: {
2150 LLVMValueRef address = get_src(ctx, instr->src[0]);
2151 unsigned explicit_stride = glsl_get_explicit_stride(deref->type);
2152 unsigned natural_stride = type_scalar_size_bytes(deref->type);
2153 unsigned stride = explicit_stride ? explicit_stride : natural_stride;
2154
2155 LLVMTypeRef result_type = get_def_type(ctx, &instr->dest.ssa);
2156 if (stride != natural_stride) {
2157 LLVMTypeRef ptr_type = LLVMPointerType(LLVMGetElementType(result_type),
2158 LLVMGetPointerAddressSpace(LLVMTypeOf(address)));
2159 address = LLVMBuildBitCast(ctx->ac.builder, address, ptr_type , "");
2160
2161 for (unsigned i = 0; i < instr->dest.ssa.num_components; ++i) {
2162 LLVMValueRef offset = LLVMConstInt(ctx->ac.i32, i * stride / natural_stride, 0);
2163 values[i] = LLVMBuildLoad(ctx->ac.builder,
2164 ac_build_gep_ptr(&ctx->ac, address, offset), "");
2165 }
2166 return ac_build_gather_values(&ctx->ac, values, instr->dest.ssa.num_components);
2167 } else {
2168 LLVMTypeRef ptr_type = LLVMPointerType(result_type,
2169 LLVMGetPointerAddressSpace(LLVMTypeOf(address)));
2170 address = LLVMBuildBitCast(ctx->ac.builder, address, ptr_type , "");
2171 LLVMValueRef val = LLVMBuildLoad(ctx->ac.builder, address, "");
2172 return val;
2173 }
2174 }
2175 default:
2176 unreachable("unhandle variable mode");
2177 }
2178 ret = ac_build_varying_gather_values(&ctx->ac, values, ve, comp);
2179 return LLVMBuildBitCast(ctx->ac.builder, ret, get_def_type(ctx, &instr->dest.ssa), "");
2180 }
2181
2182 static void
2183 visit_store_var(struct ac_nir_context *ctx,
2184 nir_intrinsic_instr *instr)
2185 {
2186 nir_deref_instr *deref = nir_instr_as_deref(instr->src[0].ssa->parent_instr);
2187 nir_variable *var = nir_deref_instr_get_variable(deref);
2188
2189 LLVMValueRef temp_ptr, value;
2190 int idx = 0;
2191 unsigned comp = 0;
2192 LLVMValueRef src = ac_to_float(&ctx->ac, get_src(ctx, instr->src[1]));
2193 int writemask = instr->const_index[0];
2194 LLVMValueRef indir_index;
2195 unsigned const_index;
2196
2197 if (var) {
2198 get_deref_offset(ctx, deref, false,
2199 NULL, NULL, &const_index, &indir_index);
2200 idx = var->data.driver_location;
2201 comp = var->data.location_frac;
2202
2203 if (var->data.compact) {
2204 const_index += comp;
2205 comp = 0;
2206 }
2207 }
2208
2209 if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src)) == 64 &&
2210 (deref->mode == nir_var_shader_out ||
2211 deref->mode == nir_var_function_temp)) {
2212
2213 src = LLVMBuildBitCast(ctx->ac.builder, src,
2214 LLVMVectorType(ctx->ac.f32, ac_get_llvm_num_components(src) * 2),
2215 "");
2216
2217 writemask = widen_mask(writemask, 2);
2218 }
2219
2220 writemask = writemask << comp;
2221
2222 switch (deref->mode) {
2223 case nir_var_shader_out:
2224
2225 if (ctx->stage == MESA_SHADER_TESS_CTRL) {
2226 LLVMValueRef vertex_index = NULL;
2227 LLVMValueRef indir_index = NULL;
2228 unsigned const_index = 0;
2229 const bool is_patch = var->data.patch;
2230
2231 get_deref_offset(ctx, deref, false, NULL,
2232 is_patch ? NULL : &vertex_index,
2233 &const_index, &indir_index);
2234
2235 ctx->abi->store_tcs_outputs(ctx->abi, var,
2236 vertex_index, indir_index,
2237 const_index, src, writemask);
2238 return;
2239 }
2240
2241 for (unsigned chan = 0; chan < 8; chan++) {
2242 int stride = 4;
2243 if (!(writemask & (1 << chan)))
2244 continue;
2245
2246 value = ac_llvm_extract_elem(&ctx->ac, src, chan - comp);
2247
2248 if (var->data.compact)
2249 stride = 1;
2250 if (indir_index) {
2251 unsigned count = glsl_count_attribute_slots(
2252 var->type, false);
2253 count -= chan / 4;
2254 LLVMValueRef tmp_vec = ac_build_gather_values_extended(
2255 &ctx->ac, ctx->abi->outputs + idx + chan, count,
2256 stride, true, true);
2257
2258 tmp_vec = LLVMBuildInsertElement(ctx->ac.builder, tmp_vec,
2259 value, indir_index, "");
2260 build_store_values_extended(&ctx->ac, ctx->abi->outputs + idx + chan,
2261 count, stride, tmp_vec);
2262
2263 } else {
2264 temp_ptr = ctx->abi->outputs[idx + chan + const_index * stride];
2265
2266 LLVMBuildStore(ctx->ac.builder, value, temp_ptr);
2267 }
2268 }
2269 break;
2270 case nir_var_function_temp:
2271 for (unsigned chan = 0; chan < 8; chan++) {
2272 if (!(writemask & (1 << chan)))
2273 continue;
2274
2275 value = ac_llvm_extract_elem(&ctx->ac, src, chan);
2276 if (indir_index) {
2277 unsigned count = glsl_count_attribute_slots(
2278 var->type, false);
2279 count -= chan / 4;
2280 LLVMValueRef tmp_vec = ac_build_gather_values_extended(
2281 &ctx->ac, ctx->locals + idx + chan, count,
2282 4, true, true);
2283
2284 tmp_vec = LLVMBuildInsertElement(ctx->ac.builder, tmp_vec,
2285 value, indir_index, "");
2286 build_store_values_extended(&ctx->ac, ctx->locals + idx + chan,
2287 count, 4, tmp_vec);
2288 } else {
2289 temp_ptr = ctx->locals[idx + chan + const_index * 4];
2290
2291 LLVMBuildStore(ctx->ac.builder, value, temp_ptr);
2292 }
2293 }
2294 break;
2295
2296 case nir_var_mem_global:
2297 case nir_var_mem_shared: {
2298 int writemask = instr->const_index[0];
2299 LLVMValueRef address = get_src(ctx, instr->src[0]);
2300 LLVMValueRef val = get_src(ctx, instr->src[1]);
2301
2302 unsigned explicit_stride = glsl_get_explicit_stride(deref->type);
2303 unsigned natural_stride = type_scalar_size_bytes(deref->type);
2304 unsigned stride = explicit_stride ? explicit_stride : natural_stride;
2305
2306 LLVMTypeRef ptr_type = LLVMPointerType(LLVMTypeOf(val),
2307 LLVMGetPointerAddressSpace(LLVMTypeOf(address)));
2308 address = LLVMBuildBitCast(ctx->ac.builder, address, ptr_type , "");
2309
2310 if (writemask == (1u << ac_get_llvm_num_components(val)) - 1 &&
2311 stride == natural_stride) {
2312 LLVMTypeRef ptr_type = LLVMPointerType(LLVMTypeOf(val),
2313 LLVMGetPointerAddressSpace(LLVMTypeOf(address)));
2314 address = LLVMBuildBitCast(ctx->ac.builder, address, ptr_type , "");
2315
2316 val = LLVMBuildBitCast(ctx->ac.builder, val,
2317 LLVMGetElementType(LLVMTypeOf(address)), "");
2318 LLVMBuildStore(ctx->ac.builder, val, address);
2319 } else {
2320 LLVMTypeRef ptr_type = LLVMPointerType(LLVMGetElementType(LLVMTypeOf(val)),
2321 LLVMGetPointerAddressSpace(LLVMTypeOf(address)));
2322 address = LLVMBuildBitCast(ctx->ac.builder, address, ptr_type , "");
2323 for (unsigned chan = 0; chan < 4; chan++) {
2324 if (!(writemask & (1 << chan)))
2325 continue;
2326
2327 LLVMValueRef offset = LLVMConstInt(ctx->ac.i32, chan * stride / natural_stride, 0);
2328
2329 LLVMValueRef ptr = ac_build_gep_ptr(&ctx->ac, address, offset);
2330 LLVMValueRef src = ac_llvm_extract_elem(&ctx->ac, val,
2331 chan);
2332 src = LLVMBuildBitCast(ctx->ac.builder, src,
2333 LLVMGetElementType(LLVMTypeOf(ptr)), "");
2334 LLVMBuildStore(ctx->ac.builder, src, ptr);
2335 }
2336 }
2337 break;
2338 }
2339 default:
2340 abort();
2341 break;
2342 }
2343 }
2344
2345 static int image_type_to_components_count(enum glsl_sampler_dim dim, bool array)
2346 {
2347 switch (dim) {
2348 case GLSL_SAMPLER_DIM_BUF:
2349 return 1;
2350 case GLSL_SAMPLER_DIM_1D:
2351 return array ? 2 : 1;
2352 case GLSL_SAMPLER_DIM_2D:
2353 return array ? 3 : 2;
2354 case GLSL_SAMPLER_DIM_MS:
2355 return array ? 4 : 3;
2356 case GLSL_SAMPLER_DIM_3D:
2357 case GLSL_SAMPLER_DIM_CUBE:
2358 return 3;
2359 case GLSL_SAMPLER_DIM_RECT:
2360 case GLSL_SAMPLER_DIM_SUBPASS:
2361 return 2;
2362 case GLSL_SAMPLER_DIM_SUBPASS_MS:
2363 return 3;
2364 default:
2365 break;
2366 }
2367 return 0;
2368 }
2369
2370 static LLVMValueRef adjust_sample_index_using_fmask(struct ac_llvm_context *ctx,
2371 LLVMValueRef coord_x, LLVMValueRef coord_y,
2372 LLVMValueRef coord_z,
2373 LLVMValueRef sample_index,
2374 LLVMValueRef fmask_desc_ptr)
2375 {
2376 unsigned sample_chan = coord_z ? 3 : 2;
2377 LLVMValueRef addr[4] = {coord_x, coord_y, coord_z};
2378 addr[sample_chan] = sample_index;
2379
2380 ac_apply_fmask_to_sample(ctx, fmask_desc_ptr, addr, coord_z != NULL);
2381 return addr[sample_chan];
2382 }
2383
2384 static nir_deref_instr *get_image_deref(const nir_intrinsic_instr *instr)
2385 {
2386 assert(instr->src[0].is_ssa);
2387 return nir_instr_as_deref(instr->src[0].ssa->parent_instr);
2388 }
2389
2390 static LLVMValueRef get_image_descriptor(struct ac_nir_context *ctx,
2391 const nir_intrinsic_instr *instr,
2392 enum ac_descriptor_type desc_type,
2393 bool write)
2394 {
2395 nir_deref_instr *deref_instr =
2396 instr->src[0].ssa->parent_instr->type == nir_instr_type_deref ?
2397 nir_instr_as_deref(instr->src[0].ssa->parent_instr) : NULL;
2398
2399 return get_sampler_desc(ctx, deref_instr, desc_type, &instr->instr, true, write);
2400 }
2401
2402 static void get_image_coords(struct ac_nir_context *ctx,
2403 const nir_intrinsic_instr *instr,
2404 struct ac_image_args *args,
2405 enum glsl_sampler_dim dim,
2406 bool is_array)
2407 {
2408 LLVMValueRef src0 = get_src(ctx, instr->src[1]);
2409 LLVMValueRef masks[] = {
2410 LLVMConstInt(ctx->ac.i32, 0, false), LLVMConstInt(ctx->ac.i32, 1, false),
2411 LLVMConstInt(ctx->ac.i32, 2, false), LLVMConstInt(ctx->ac.i32, 3, false),
2412 };
2413 LLVMValueRef sample_index = ac_llvm_extract_elem(&ctx->ac, get_src(ctx, instr->src[2]), 0);
2414
2415 int count;
2416 ASSERTED bool add_frag_pos = (dim == GLSL_SAMPLER_DIM_SUBPASS ||
2417 dim == GLSL_SAMPLER_DIM_SUBPASS_MS);
2418 bool is_ms = (dim == GLSL_SAMPLER_DIM_MS ||
2419 dim == GLSL_SAMPLER_DIM_SUBPASS_MS);
2420 bool gfx9_1d = ctx->ac.chip_class == GFX9 && dim == GLSL_SAMPLER_DIM_1D;
2421 assert(!add_frag_pos && "Input attachments should be lowered by this point.");
2422 count = image_type_to_components_count(dim, is_array);
2423
2424 if (is_ms && (instr->intrinsic == nir_intrinsic_image_deref_load ||
2425 instr->intrinsic == nir_intrinsic_bindless_image_load)) {
2426 LLVMValueRef fmask_load_address[3];
2427
2428 fmask_load_address[0] = LLVMBuildExtractElement(ctx->ac.builder, src0, masks[0], "");
2429 fmask_load_address[1] = LLVMBuildExtractElement(ctx->ac.builder, src0, masks[1], "");
2430 if (is_array)
2431 fmask_load_address[2] = LLVMBuildExtractElement(ctx->ac.builder, src0, masks[2], "");
2432 else
2433 fmask_load_address[2] = NULL;
2434
2435 sample_index = adjust_sample_index_using_fmask(&ctx->ac,
2436 fmask_load_address[0],
2437 fmask_load_address[1],
2438 fmask_load_address[2],
2439 sample_index,
2440 get_sampler_desc(ctx, nir_instr_as_deref(instr->src[0].ssa->parent_instr),
2441 AC_DESC_FMASK, &instr->instr, false, false));
2442 }
2443 if (count == 1 && !gfx9_1d) {
2444 if (instr->src[1].ssa->num_components)
2445 args->coords[0] = LLVMBuildExtractElement(ctx->ac.builder, src0, masks[0], "");
2446 else
2447 args->coords[0] = src0;
2448 } else {
2449 int chan;
2450 if (is_ms)
2451 count--;
2452 for (chan = 0; chan < count; ++chan) {
2453 args->coords[chan] = ac_llvm_extract_elem(&ctx->ac, src0, chan);
2454 }
2455
2456 if (gfx9_1d) {
2457 if (is_array) {
2458 args->coords[2] = args->coords[1];
2459 args->coords[1] = ctx->ac.i32_0;
2460 } else
2461 args->coords[1] = ctx->ac.i32_0;
2462 count++;
2463 }
2464
2465 if (is_ms) {
2466 args->coords[count] = sample_index;
2467 count++;
2468 }
2469 }
2470 }
2471
2472 static LLVMValueRef get_image_buffer_descriptor(struct ac_nir_context *ctx,
2473 const nir_intrinsic_instr *instr,
2474 bool write, bool atomic)
2475 {
2476 LLVMValueRef rsrc = get_image_descriptor(ctx, instr, AC_DESC_BUFFER, write);
2477 if (ctx->abi->gfx9_stride_size_workaround ||
2478 (ctx->abi->gfx9_stride_size_workaround_for_atomic && atomic)) {
2479 LLVMValueRef elem_count = LLVMBuildExtractElement(ctx->ac.builder, rsrc, LLVMConstInt(ctx->ac.i32, 2, 0), "");
2480 LLVMValueRef stride = LLVMBuildExtractElement(ctx->ac.builder, rsrc, LLVMConstInt(ctx->ac.i32, 1, 0), "");
2481 stride = LLVMBuildLShr(ctx->ac.builder, stride, LLVMConstInt(ctx->ac.i32, 16, 0), "");
2482
2483 LLVMValueRef new_elem_count = LLVMBuildSelect(ctx->ac.builder,
2484 LLVMBuildICmp(ctx->ac.builder, LLVMIntUGT, elem_count, stride, ""),
2485 elem_count, stride, "");
2486
2487 rsrc = LLVMBuildInsertElement(ctx->ac.builder, rsrc, new_elem_count,
2488 LLVMConstInt(ctx->ac.i32, 2, 0), "");
2489 }
2490 return rsrc;
2491 }
2492
2493 static LLVMValueRef visit_image_load(struct ac_nir_context *ctx,
2494 const nir_intrinsic_instr *instr,
2495 bool bindless)
2496 {
2497 LLVMValueRef res;
2498
2499 enum glsl_sampler_dim dim;
2500 enum gl_access_qualifier access;
2501 bool is_array;
2502 if (bindless) {
2503 dim = nir_intrinsic_image_dim(instr);
2504 access = nir_intrinsic_access(instr);
2505 is_array = nir_intrinsic_image_array(instr);
2506 } else {
2507 const nir_deref_instr *image_deref = get_image_deref(instr);
2508 const struct glsl_type *type = image_deref->type;
2509 const nir_variable *var = nir_deref_instr_get_variable(image_deref);
2510 dim = glsl_get_sampler_dim(type);
2511 access = var->data.image.access;
2512 is_array = glsl_sampler_type_is_array(type);
2513 }
2514
2515 struct ac_image_args args = {};
2516
2517 args.cache_policy = get_cache_policy(ctx, access, false, false);
2518
2519 if (dim == GLSL_SAMPLER_DIM_BUF) {
2520 unsigned mask = nir_ssa_def_components_read(&instr->dest.ssa);
2521 unsigned num_channels = util_last_bit(mask);
2522 LLVMValueRef rsrc, vindex;
2523
2524 rsrc = get_image_buffer_descriptor(ctx, instr, false, false);
2525 vindex = LLVMBuildExtractElement(ctx->ac.builder, get_src(ctx, instr->src[1]),
2526 ctx->ac.i32_0, "");
2527
2528 bool can_speculate = access & ACCESS_CAN_REORDER;
2529 res = ac_build_buffer_load_format(&ctx->ac, rsrc, vindex,
2530 ctx->ac.i32_0, num_channels,
2531 args.cache_policy,
2532 can_speculate);
2533 res = ac_build_expand_to_vec4(&ctx->ac, res, num_channels);
2534
2535 res = ac_trim_vector(&ctx->ac, res, instr->dest.ssa.num_components);
2536 res = ac_to_integer(&ctx->ac, res);
2537 } else {
2538 args.opcode = ac_image_load;
2539 get_image_coords(ctx, instr, &args, dim, is_array);
2540 args.resource = get_image_descriptor(ctx, instr, AC_DESC_IMAGE, false);
2541 args.dim = get_ac_image_dim(&ctx->ac, dim, is_array);
2542 args.dmask = 15;
2543 args.attributes = AC_FUNC_ATTR_READONLY;
2544
2545 res = ac_build_image_opcode(&ctx->ac, &args);
2546 }
2547 return res;
2548 }
2549
2550 static void visit_image_store(struct ac_nir_context *ctx,
2551 nir_intrinsic_instr *instr,
2552 bool bindless)
2553 {
2554
2555
2556 enum glsl_sampler_dim dim;
2557 enum gl_access_qualifier access;
2558 bool is_array;
2559 if (bindless) {
2560 dim = nir_intrinsic_image_dim(instr);
2561 access = nir_intrinsic_access(instr);
2562 is_array = nir_intrinsic_image_array(instr);
2563 } else {
2564 const nir_deref_instr *image_deref = get_image_deref(instr);
2565 const struct glsl_type *type = image_deref->type;
2566 const nir_variable *var = nir_deref_instr_get_variable(image_deref);
2567 dim = glsl_get_sampler_dim(type);
2568 access = var->data.image.access;
2569 is_array = glsl_sampler_type_is_array(type);
2570 }
2571
2572 bool writeonly_memory = access & ACCESS_NON_READABLE;
2573 struct ac_image_args args = {};
2574
2575 args.cache_policy = get_cache_policy(ctx, access, true, writeonly_memory);
2576
2577 if (dim == GLSL_SAMPLER_DIM_BUF) {
2578 LLVMValueRef rsrc = get_image_buffer_descriptor(ctx, instr, true, false);
2579 LLVMValueRef src = ac_to_float(&ctx->ac, get_src(ctx, instr->src[3]));
2580 unsigned src_channels = ac_get_llvm_num_components(src);
2581 LLVMValueRef vindex;
2582
2583 if (src_channels == 3)
2584 src = ac_build_expand_to_vec4(&ctx->ac, src, 3);
2585
2586 vindex = LLVMBuildExtractElement(ctx->ac.builder,
2587 get_src(ctx, instr->src[1]),
2588 ctx->ac.i32_0, "");
2589
2590 ac_build_buffer_store_format(&ctx->ac, rsrc, src, vindex,
2591 ctx->ac.i32_0, src_channels,
2592 args.cache_policy);
2593 } else {
2594 args.opcode = ac_image_store;
2595 args.data[0] = ac_to_float(&ctx->ac, get_src(ctx, instr->src[3]));
2596 get_image_coords(ctx, instr, &args, dim, is_array);
2597 args.resource = get_image_descriptor(ctx, instr, AC_DESC_IMAGE, true);
2598 args.dim = get_ac_image_dim(&ctx->ac, dim, is_array);
2599 args.dmask = 15;
2600
2601 ac_build_image_opcode(&ctx->ac, &args);
2602 }
2603
2604 }
2605
2606 static LLVMValueRef visit_image_atomic(struct ac_nir_context *ctx,
2607 const nir_intrinsic_instr *instr,
2608 bool bindless)
2609 {
2610 LLVMValueRef params[7];
2611 int param_count = 0;
2612
2613 bool cmpswap = instr->intrinsic == nir_intrinsic_image_deref_atomic_comp_swap ||
2614 instr->intrinsic == nir_intrinsic_bindless_image_atomic_comp_swap;
2615 const char *atomic_name;
2616 char intrinsic_name[64];
2617 enum ac_atomic_op atomic_subop;
2618 ASSERTED int length;
2619
2620 enum glsl_sampler_dim dim;
2621 bool is_unsigned = false;
2622 bool is_array;
2623 if (bindless) {
2624 if (instr->intrinsic == nir_intrinsic_bindless_image_atomic_min ||
2625 instr->intrinsic == nir_intrinsic_bindless_image_atomic_max) {
2626 const GLenum format = nir_intrinsic_format(instr);
2627 assert(format == GL_R32UI || format == GL_R32I);
2628 is_unsigned = format == GL_R32UI;
2629 }
2630 dim = nir_intrinsic_image_dim(instr);
2631 is_array = nir_intrinsic_image_array(instr);
2632 } else {
2633 const struct glsl_type *type = get_image_deref(instr)->type;
2634 is_unsigned = glsl_get_sampler_result_type(type) == GLSL_TYPE_UINT;
2635 dim = glsl_get_sampler_dim(type);
2636 is_array = glsl_sampler_type_is_array(type);
2637 }
2638
2639 switch (instr->intrinsic) {
2640 case nir_intrinsic_bindless_image_atomic_add:
2641 case nir_intrinsic_image_deref_atomic_add:
2642 atomic_name = "add";
2643 atomic_subop = ac_atomic_add;
2644 break;
2645 case nir_intrinsic_bindless_image_atomic_min:
2646 case nir_intrinsic_image_deref_atomic_min:
2647 atomic_name = is_unsigned ? "umin" : "smin";
2648 atomic_subop = is_unsigned ? ac_atomic_umin : ac_atomic_smin;
2649 break;
2650 case nir_intrinsic_bindless_image_atomic_max:
2651 case nir_intrinsic_image_deref_atomic_max:
2652 atomic_name = is_unsigned ? "umax" : "smax";
2653 atomic_subop = is_unsigned ? ac_atomic_umax : ac_atomic_smax;
2654 break;
2655 case nir_intrinsic_bindless_image_atomic_and:
2656 case nir_intrinsic_image_deref_atomic_and:
2657 atomic_name = "and";
2658 atomic_subop = ac_atomic_and;
2659 break;
2660 case nir_intrinsic_bindless_image_atomic_or:
2661 case nir_intrinsic_image_deref_atomic_or:
2662 atomic_name = "or";
2663 atomic_subop = ac_atomic_or;
2664 break;
2665 case nir_intrinsic_bindless_image_atomic_xor:
2666 case nir_intrinsic_image_deref_atomic_xor:
2667 atomic_name = "xor";
2668 atomic_subop = ac_atomic_xor;
2669 break;
2670 case nir_intrinsic_bindless_image_atomic_exchange:
2671 case nir_intrinsic_image_deref_atomic_exchange:
2672 atomic_name = "swap";
2673 atomic_subop = ac_atomic_swap;
2674 break;
2675 case nir_intrinsic_bindless_image_atomic_comp_swap:
2676 case nir_intrinsic_image_deref_atomic_comp_swap:
2677 atomic_name = "cmpswap";
2678 atomic_subop = 0; /* not used */
2679 break;
2680 case nir_intrinsic_bindless_image_atomic_inc_wrap:
2681 case nir_intrinsic_image_deref_atomic_inc_wrap: {
2682 atomic_name = "inc";
2683 atomic_subop = ac_atomic_inc_wrap;
2684 /* ATOMIC_INC instruction does:
2685 * value = (value + 1) % (data + 1)
2686 * but we want:
2687 * value = (value + 1) % data
2688 * So replace 'data' by 'data - 1'.
2689 */
2690 ctx->ssa_defs[instr->src[3].ssa->index] =
2691 LLVMBuildSub(ctx->ac.builder,
2692 ctx->ssa_defs[instr->src[3].ssa->index],
2693 ctx->ac.i32_1, "");
2694 break;
2695 }
2696 case nir_intrinsic_bindless_image_atomic_dec_wrap:
2697 case nir_intrinsic_image_deref_atomic_dec_wrap:
2698 atomic_name = "dec";
2699 atomic_subop = ac_atomic_dec_wrap;
2700 break;
2701 default:
2702 abort();
2703 }
2704
2705 if (cmpswap)
2706 params[param_count++] = get_src(ctx, instr->src[4]);
2707 params[param_count++] = get_src(ctx, instr->src[3]);
2708
2709 if (dim == GLSL_SAMPLER_DIM_BUF) {
2710 params[param_count++] = get_image_buffer_descriptor(ctx, instr, true, true);
2711 params[param_count++] = LLVMBuildExtractElement(ctx->ac.builder, get_src(ctx, instr->src[1]),
2712 ctx->ac.i32_0, ""); /* vindex */
2713 params[param_count++] = ctx->ac.i32_0; /* voffset */
2714 if (HAVE_LLVM >= 0x900) {
2715 /* XXX: The new raw/struct atomic intrinsics are buggy
2716 * with LLVM 8, see r358579.
2717 */
2718 params[param_count++] = ctx->ac.i32_0; /* soffset */
2719 params[param_count++] = ctx->ac.i32_0; /* slc */
2720
2721 length = snprintf(intrinsic_name, sizeof(intrinsic_name),
2722 "llvm.amdgcn.struct.buffer.atomic.%s.i32", atomic_name);
2723 } else {
2724 params[param_count++] = ctx->ac.i1false; /* slc */
2725
2726 length = snprintf(intrinsic_name, sizeof(intrinsic_name),
2727 "llvm.amdgcn.buffer.atomic.%s", atomic_name);
2728 }
2729
2730 assert(length < sizeof(intrinsic_name));
2731 return ac_build_intrinsic(&ctx->ac, intrinsic_name, ctx->ac.i32,
2732 params, param_count, 0);
2733 } else {
2734 struct ac_image_args args = {};
2735 args.opcode = cmpswap ? ac_image_atomic_cmpswap : ac_image_atomic;
2736 args.atomic = atomic_subop;
2737 args.data[0] = params[0];
2738 if (cmpswap)
2739 args.data[1] = params[1];
2740 get_image_coords(ctx, instr, &args, dim, is_array);
2741 args.resource = get_image_descriptor(ctx, instr, AC_DESC_IMAGE, true);
2742 args.dim = get_ac_image_dim(&ctx->ac, dim, is_array);
2743
2744 return ac_build_image_opcode(&ctx->ac, &args);
2745 }
2746 }
2747
2748 static LLVMValueRef visit_image_samples(struct ac_nir_context *ctx,
2749 const nir_intrinsic_instr *instr,
2750 bool bindless)
2751 {
2752 enum glsl_sampler_dim dim;
2753 bool is_array;
2754 if (bindless) {
2755 dim = nir_intrinsic_image_dim(instr);
2756 is_array = nir_intrinsic_image_array(instr);
2757 } else {
2758 const struct glsl_type *type = get_image_deref(instr)->type;
2759 dim = glsl_get_sampler_dim(type);
2760 is_array = glsl_sampler_type_is_array(type);
2761 }
2762
2763 struct ac_image_args args = { 0 };
2764 args.dim = get_ac_sampler_dim(&ctx->ac, dim, is_array);
2765 args.dmask = 0xf;
2766 args.resource = get_image_descriptor(ctx, instr, AC_DESC_IMAGE, false);
2767 args.opcode = ac_image_get_resinfo;
2768 args.lod = ctx->ac.i32_0;
2769 args.attributes = AC_FUNC_ATTR_READNONE;
2770
2771 return ac_build_image_opcode(&ctx->ac, &args);
2772 }
2773
2774 static LLVMValueRef visit_image_size(struct ac_nir_context *ctx,
2775 const nir_intrinsic_instr *instr,
2776 bool bindless)
2777 {
2778 LLVMValueRef res;
2779
2780 enum glsl_sampler_dim dim;
2781 bool is_array;
2782 if (bindless) {
2783 dim = nir_intrinsic_image_dim(instr);
2784 is_array = nir_intrinsic_image_array(instr);
2785 } else {
2786 const struct glsl_type *type = get_image_deref(instr)->type;
2787 dim = glsl_get_sampler_dim(type);
2788 is_array = glsl_sampler_type_is_array(type);
2789 }
2790
2791 if (dim == GLSL_SAMPLER_DIM_BUF)
2792 return get_buffer_size(ctx, get_image_descriptor(ctx, instr, AC_DESC_BUFFER, false), true);
2793
2794 struct ac_image_args args = { 0 };
2795
2796 args.dim = get_ac_image_dim(&ctx->ac, dim, is_array);
2797 args.dmask = 0xf;
2798 args.resource = get_image_descriptor(ctx, instr, AC_DESC_IMAGE, false);
2799 args.opcode = ac_image_get_resinfo;
2800 args.lod = ctx->ac.i32_0;
2801 args.attributes = AC_FUNC_ATTR_READNONE;
2802
2803 res = ac_build_image_opcode(&ctx->ac, &args);
2804
2805 LLVMValueRef two = LLVMConstInt(ctx->ac.i32, 2, false);
2806
2807 if (dim == GLSL_SAMPLER_DIM_CUBE && is_array) {
2808 LLVMValueRef six = LLVMConstInt(ctx->ac.i32, 6, false);
2809 LLVMValueRef z = LLVMBuildExtractElement(ctx->ac.builder, res, two, "");
2810 z = LLVMBuildSDiv(ctx->ac.builder, z, six, "");
2811 res = LLVMBuildInsertElement(ctx->ac.builder, res, z, two, "");
2812 }
2813 if (ctx->ac.chip_class == GFX9 && dim == GLSL_SAMPLER_DIM_1D && is_array) {
2814 LLVMValueRef layers = LLVMBuildExtractElement(ctx->ac.builder, res, two, "");
2815 res = LLVMBuildInsertElement(ctx->ac.builder, res, layers,
2816 ctx->ac.i32_1, "");
2817
2818 }
2819 return res;
2820 }
2821
2822 static void emit_membar(struct ac_llvm_context *ac,
2823 const nir_intrinsic_instr *instr)
2824 {
2825 unsigned wait_flags = 0;
2826
2827 switch (instr->intrinsic) {
2828 case nir_intrinsic_memory_barrier:
2829 case nir_intrinsic_group_memory_barrier:
2830 wait_flags = AC_WAIT_LGKM | AC_WAIT_VLOAD | AC_WAIT_VSTORE;
2831 break;
2832 case nir_intrinsic_memory_barrier_atomic_counter:
2833 case nir_intrinsic_memory_barrier_buffer:
2834 case nir_intrinsic_memory_barrier_image:
2835 wait_flags = AC_WAIT_VLOAD | AC_WAIT_VSTORE;
2836 break;
2837 case nir_intrinsic_memory_barrier_shared:
2838 wait_flags = AC_WAIT_LGKM;
2839 break;
2840 default:
2841 break;
2842 }
2843
2844 ac_build_waitcnt(ac, wait_flags);
2845 }
2846
2847 void ac_emit_barrier(struct ac_llvm_context *ac, gl_shader_stage stage)
2848 {
2849 /* GFX6 only (thanks to a hw bug workaround):
2850 * The real barrier instruction isn’t needed, because an entire patch
2851 * always fits into a single wave.
2852 */
2853 if (ac->chip_class == GFX6 && stage == MESA_SHADER_TESS_CTRL) {
2854 ac_build_waitcnt(ac, AC_WAIT_LGKM | AC_WAIT_VLOAD | AC_WAIT_VSTORE);
2855 return;
2856 }
2857 ac_build_s_barrier(ac);
2858 }
2859
2860 static void emit_discard(struct ac_nir_context *ctx,
2861 const nir_intrinsic_instr *instr)
2862 {
2863 LLVMValueRef cond;
2864
2865 if (instr->intrinsic == nir_intrinsic_discard_if) {
2866 cond = LLVMBuildICmp(ctx->ac.builder, LLVMIntEQ,
2867 get_src(ctx, instr->src[0]),
2868 ctx->ac.i32_0, "");
2869 } else {
2870 assert(instr->intrinsic == nir_intrinsic_discard);
2871 cond = ctx->ac.i1false;
2872 }
2873
2874 ctx->abi->emit_kill(ctx->abi, cond);
2875 }
2876
2877 static LLVMValueRef
2878 visit_load_local_invocation_index(struct ac_nir_context *ctx)
2879 {
2880 LLVMValueRef result;
2881 LLVMValueRef thread_id = ac_get_thread_id(&ctx->ac);
2882 result = LLVMBuildAnd(ctx->ac.builder, ctx->abi->tg_size,
2883 LLVMConstInt(ctx->ac.i32, 0xfc0, false), "");
2884
2885 return LLVMBuildAdd(ctx->ac.builder, result, thread_id, "");
2886 }
2887
2888 static LLVMValueRef
2889 visit_load_subgroup_id(struct ac_nir_context *ctx)
2890 {
2891 if (ctx->stage == MESA_SHADER_COMPUTE) {
2892 LLVMValueRef result;
2893 result = LLVMBuildAnd(ctx->ac.builder, ctx->abi->tg_size,
2894 LLVMConstInt(ctx->ac.i32, 0xfc0, false), "");
2895 return LLVMBuildLShr(ctx->ac.builder, result, LLVMConstInt(ctx->ac.i32, 6, false), "");
2896 } else {
2897 return LLVMConstInt(ctx->ac.i32, 0, false);
2898 }
2899 }
2900
2901 static LLVMValueRef
2902 visit_load_num_subgroups(struct ac_nir_context *ctx)
2903 {
2904 if (ctx->stage == MESA_SHADER_COMPUTE) {
2905 return LLVMBuildAnd(ctx->ac.builder, ctx->abi->tg_size,
2906 LLVMConstInt(ctx->ac.i32, 0x3f, false), "");
2907 } else {
2908 return LLVMConstInt(ctx->ac.i32, 1, false);
2909 }
2910 }
2911
2912 static LLVMValueRef
2913 visit_first_invocation(struct ac_nir_context *ctx)
2914 {
2915 LLVMValueRef active_set = ac_build_ballot(&ctx->ac, ctx->ac.i32_1);
2916 const char *intr = ctx->ac.wave_size == 32 ? "llvm.cttz.i32" : "llvm.cttz.i64";
2917
2918 /* The second argument is whether cttz(0) should be defined, but we do not care. */
2919 LLVMValueRef args[] = {active_set, ctx->ac.i1false};
2920 LLVMValueRef result = ac_build_intrinsic(&ctx->ac, intr,
2921 ctx->ac.iN_wavemask, args, 2,
2922 AC_FUNC_ATTR_NOUNWIND |
2923 AC_FUNC_ATTR_READNONE);
2924
2925 return LLVMBuildTrunc(ctx->ac.builder, result, ctx->ac.i32, "");
2926 }
2927
2928 static LLVMValueRef
2929 visit_load_shared(struct ac_nir_context *ctx,
2930 const nir_intrinsic_instr *instr)
2931 {
2932 LLVMValueRef values[4], derived_ptr, index, ret;
2933
2934 LLVMValueRef ptr = get_memory_ptr(ctx, instr->src[0]);
2935
2936 for (int chan = 0; chan < instr->num_components; chan++) {
2937 index = LLVMConstInt(ctx->ac.i32, chan, 0);
2938 derived_ptr = LLVMBuildGEP(ctx->ac.builder, ptr, &index, 1, "");
2939 values[chan] = LLVMBuildLoad(ctx->ac.builder, derived_ptr, "");
2940 }
2941
2942 ret = ac_build_gather_values(&ctx->ac, values, instr->num_components);
2943 return LLVMBuildBitCast(ctx->ac.builder, ret, get_def_type(ctx, &instr->dest.ssa), "");
2944 }
2945
2946 static void
2947 visit_store_shared(struct ac_nir_context *ctx,
2948 const nir_intrinsic_instr *instr)
2949 {
2950 LLVMValueRef derived_ptr, data,index;
2951 LLVMBuilderRef builder = ctx->ac.builder;
2952
2953 LLVMValueRef ptr = get_memory_ptr(ctx, instr->src[1]);
2954 LLVMValueRef src = get_src(ctx, instr->src[0]);
2955
2956 int writemask = nir_intrinsic_write_mask(instr);
2957 for (int chan = 0; chan < 4; chan++) {
2958 if (!(writemask & (1 << chan))) {
2959 continue;
2960 }
2961 data = ac_llvm_extract_elem(&ctx->ac, src, chan);
2962 index = LLVMConstInt(ctx->ac.i32, chan, 0);
2963 derived_ptr = LLVMBuildGEP(builder, ptr, &index, 1, "");
2964 LLVMBuildStore(builder, data, derived_ptr);
2965 }
2966 }
2967
2968 static LLVMValueRef visit_var_atomic(struct ac_nir_context *ctx,
2969 const nir_intrinsic_instr *instr,
2970 LLVMValueRef ptr, int src_idx)
2971 {
2972 LLVMValueRef result;
2973 LLVMValueRef src = get_src(ctx, instr->src[src_idx]);
2974
2975 const char *sync_scope = HAVE_LLVM >= 0x0900 ? "workgroup-one-as" : "workgroup";
2976
2977 if (instr->intrinsic == nir_intrinsic_shared_atomic_comp_swap ||
2978 instr->intrinsic == nir_intrinsic_deref_atomic_comp_swap) {
2979 LLVMValueRef src1 = get_src(ctx, instr->src[src_idx + 1]);
2980 result = ac_build_atomic_cmp_xchg(&ctx->ac, ptr, src, src1, sync_scope);
2981 result = LLVMBuildExtractValue(ctx->ac.builder, result, 0, "");
2982 } else {
2983 LLVMAtomicRMWBinOp op;
2984 switch (instr->intrinsic) {
2985 case nir_intrinsic_shared_atomic_add:
2986 case nir_intrinsic_deref_atomic_add:
2987 op = LLVMAtomicRMWBinOpAdd;
2988 break;
2989 case nir_intrinsic_shared_atomic_umin:
2990 case nir_intrinsic_deref_atomic_umin:
2991 op = LLVMAtomicRMWBinOpUMin;
2992 break;
2993 case nir_intrinsic_shared_atomic_umax:
2994 case nir_intrinsic_deref_atomic_umax:
2995 op = LLVMAtomicRMWBinOpUMax;
2996 break;
2997 case nir_intrinsic_shared_atomic_imin:
2998 case nir_intrinsic_deref_atomic_imin:
2999 op = LLVMAtomicRMWBinOpMin;
3000 break;
3001 case nir_intrinsic_shared_atomic_imax:
3002 case nir_intrinsic_deref_atomic_imax:
3003 op = LLVMAtomicRMWBinOpMax;
3004 break;
3005 case nir_intrinsic_shared_atomic_and:
3006 case nir_intrinsic_deref_atomic_and:
3007 op = LLVMAtomicRMWBinOpAnd;
3008 break;
3009 case nir_intrinsic_shared_atomic_or:
3010 case nir_intrinsic_deref_atomic_or:
3011 op = LLVMAtomicRMWBinOpOr;
3012 break;
3013 case nir_intrinsic_shared_atomic_xor:
3014 case nir_intrinsic_deref_atomic_xor:
3015 op = LLVMAtomicRMWBinOpXor;
3016 break;
3017 case nir_intrinsic_shared_atomic_exchange:
3018 case nir_intrinsic_deref_atomic_exchange:
3019 op = LLVMAtomicRMWBinOpXchg;
3020 break;
3021 default:
3022 return NULL;
3023 }
3024
3025 result = ac_build_atomic_rmw(&ctx->ac, op, ptr, ac_to_integer(&ctx->ac, src), sync_scope);
3026 }
3027 return result;
3028 }
3029
3030 static LLVMValueRef load_sample_pos(struct ac_nir_context *ctx)
3031 {
3032 LLVMValueRef values[2];
3033 LLVMValueRef pos[2];
3034
3035 pos[0] = ac_to_float(&ctx->ac, ctx->abi->frag_pos[0]);
3036 pos[1] = ac_to_float(&ctx->ac, ctx->abi->frag_pos[1]);
3037
3038 values[0] = ac_build_fract(&ctx->ac, pos[0], 32);
3039 values[1] = ac_build_fract(&ctx->ac, pos[1], 32);
3040 return ac_build_gather_values(&ctx->ac, values, 2);
3041 }
3042
3043 static LLVMValueRef barycentric_center(struct ac_nir_context *ctx,
3044 unsigned mode)
3045 {
3046 LLVMValueRef interp_param = ctx->abi->lookup_interp_param(ctx->abi, mode, INTERP_CENTER);
3047 return LLVMBuildBitCast(ctx->ac.builder, interp_param, ctx->ac.v2i32, "");
3048 }
3049
3050 static LLVMValueRef barycentric_offset(struct ac_nir_context *ctx,
3051 unsigned mode,
3052 LLVMValueRef offset)
3053 {
3054 LLVMValueRef interp_param = ctx->abi->lookup_interp_param(ctx->abi, mode, INTERP_CENTER);
3055 LLVMValueRef src_c0 = ac_to_float(&ctx->ac, LLVMBuildExtractElement(ctx->ac.builder, offset, ctx->ac.i32_0, ""));
3056 LLVMValueRef src_c1 = ac_to_float(&ctx->ac, LLVMBuildExtractElement(ctx->ac.builder, offset, ctx->ac.i32_1, ""));
3057
3058 LLVMValueRef ij_out[2];
3059 LLVMValueRef ddxy_out = ac_build_ddxy_interp(&ctx->ac, interp_param);
3060
3061 /*
3062 * take the I then J parameters, and the DDX/Y for it, and
3063 * calculate the IJ inputs for the interpolator.
3064 * temp1 = ddx * offset/sample.x + I;
3065 * interp_param.I = ddy * offset/sample.y + temp1;
3066 * temp1 = ddx * offset/sample.x + J;
3067 * interp_param.J = ddy * offset/sample.y + temp1;
3068 */
3069 for (unsigned i = 0; i < 2; i++) {
3070 LLVMValueRef ix_ll = LLVMConstInt(ctx->ac.i32, i, false);
3071 LLVMValueRef iy_ll = LLVMConstInt(ctx->ac.i32, i + 2, false);
3072 LLVMValueRef ddx_el = LLVMBuildExtractElement(ctx->ac.builder,
3073 ddxy_out, ix_ll, "");
3074 LLVMValueRef ddy_el = LLVMBuildExtractElement(ctx->ac.builder,
3075 ddxy_out, iy_ll, "");
3076 LLVMValueRef interp_el = LLVMBuildExtractElement(ctx->ac.builder,
3077 interp_param, ix_ll, "");
3078 LLVMValueRef temp1, temp2;
3079
3080 interp_el = LLVMBuildBitCast(ctx->ac.builder, interp_el,
3081 ctx->ac.f32, "");
3082
3083 temp1 = ac_build_fmad(&ctx->ac, ddx_el, src_c0, interp_el);
3084 temp2 = ac_build_fmad(&ctx->ac, ddy_el, src_c1, temp1);
3085
3086 ij_out[i] = LLVMBuildBitCast(ctx->ac.builder,
3087 temp2, ctx->ac.i32, "");
3088 }
3089 interp_param = ac_build_gather_values(&ctx->ac, ij_out, 2);
3090 return LLVMBuildBitCast(ctx->ac.builder, interp_param, ctx->ac.v2i32, "");
3091 }
3092
3093 static LLVMValueRef barycentric_centroid(struct ac_nir_context *ctx,
3094 unsigned mode)
3095 {
3096 LLVMValueRef interp_param = ctx->abi->lookup_interp_param(ctx->abi, mode, INTERP_CENTROID);
3097 return LLVMBuildBitCast(ctx->ac.builder, interp_param, ctx->ac.v2i32, "");
3098 }
3099
3100 static LLVMValueRef barycentric_at_sample(struct ac_nir_context *ctx,
3101 unsigned mode,
3102 LLVMValueRef sample_id)
3103 {
3104 if (ctx->abi->interp_at_sample_force_center)
3105 return barycentric_center(ctx, mode);
3106
3107 LLVMValueRef halfval = LLVMConstReal(ctx->ac.f32, 0.5f);
3108
3109 /* fetch sample ID */
3110 LLVMValueRef sample_pos = ctx->abi->load_sample_position(ctx->abi, sample_id);
3111
3112 LLVMValueRef src_c0 = LLVMBuildExtractElement(ctx->ac.builder, sample_pos, ctx->ac.i32_0, "");
3113 src_c0 = LLVMBuildFSub(ctx->ac.builder, src_c0, halfval, "");
3114 LLVMValueRef src_c1 = LLVMBuildExtractElement(ctx->ac.builder, sample_pos, ctx->ac.i32_1, "");
3115 src_c1 = LLVMBuildFSub(ctx->ac.builder, src_c1, halfval, "");
3116 LLVMValueRef coords[] = { src_c0, src_c1 };
3117 LLVMValueRef offset = ac_build_gather_values(&ctx->ac, coords, 2);
3118
3119 return barycentric_offset(ctx, mode, offset);
3120 }
3121
3122
3123 static LLVMValueRef barycentric_sample(struct ac_nir_context *ctx,
3124 unsigned mode)
3125 {
3126 LLVMValueRef interp_param = ctx->abi->lookup_interp_param(ctx->abi, mode, INTERP_SAMPLE);
3127 return LLVMBuildBitCast(ctx->ac.builder, interp_param, ctx->ac.v2i32, "");
3128 }
3129
3130 static LLVMValueRef load_interpolated_input(struct ac_nir_context *ctx,
3131 LLVMValueRef interp_param,
3132 unsigned index, unsigned comp_start,
3133 unsigned num_components,
3134 unsigned bitsize)
3135 {
3136 LLVMValueRef attr_number = LLVMConstInt(ctx->ac.i32, index, false);
3137
3138 interp_param = LLVMBuildBitCast(ctx->ac.builder,
3139 interp_param, ctx->ac.v2f32, "");
3140 LLVMValueRef i = LLVMBuildExtractElement(
3141 ctx->ac.builder, interp_param, ctx->ac.i32_0, "");
3142 LLVMValueRef j = LLVMBuildExtractElement(
3143 ctx->ac.builder, interp_param, ctx->ac.i32_1, "");
3144
3145 LLVMValueRef values[4];
3146 assert(bitsize == 16 || bitsize == 32);
3147 for (unsigned comp = 0; comp < num_components; comp++) {
3148 LLVMValueRef llvm_chan = LLVMConstInt(ctx->ac.i32, comp_start + comp, false);
3149 if (bitsize == 16) {
3150 values[comp] = ac_build_fs_interp_f16(&ctx->ac, llvm_chan, attr_number,
3151 ctx->abi->prim_mask, i, j);
3152 } else {
3153 values[comp] = ac_build_fs_interp(&ctx->ac, llvm_chan, attr_number,
3154 ctx->abi->prim_mask, i, j);
3155 }
3156 }
3157
3158 return ac_to_integer(&ctx->ac, ac_build_gather_values(&ctx->ac, values, num_components));
3159 }
3160
3161 static LLVMValueRef load_flat_input(struct ac_nir_context *ctx,
3162 unsigned index, unsigned comp_start,
3163 unsigned num_components,
3164 unsigned bit_size)
3165 {
3166 LLVMValueRef attr_number = LLVMConstInt(ctx->ac.i32, index, false);
3167
3168 LLVMValueRef values[8];
3169
3170 /* Each component of a 64-bit value takes up two GL-level channels. */
3171 unsigned channels =
3172 bit_size == 64 ? num_components * 2 : num_components;
3173
3174 for (unsigned chan = 0; chan < channels; chan++) {
3175 if (comp_start + chan > 4)
3176 attr_number = LLVMConstInt(ctx->ac.i32, index + 1, false);
3177 LLVMValueRef llvm_chan = LLVMConstInt(ctx->ac.i32, (comp_start + chan) % 4, false);
3178 values[chan] = ac_build_fs_interp_mov(&ctx->ac,
3179 LLVMConstInt(ctx->ac.i32, 2, false),
3180 llvm_chan,
3181 attr_number,
3182 ctx->abi->prim_mask);
3183 values[chan] = LLVMBuildBitCast(ctx->ac.builder, values[chan], ctx->ac.i32, "");
3184 values[chan] = LLVMBuildTruncOrBitCast(ctx->ac.builder, values[chan],
3185 bit_size == 16 ? ctx->ac.i16 : ctx->ac.i32, "");
3186 }
3187
3188 LLVMValueRef result = ac_build_gather_values(&ctx->ac, values, channels);
3189 if (bit_size == 64) {
3190 LLVMTypeRef type = num_components == 1 ? ctx->ac.i64 :
3191 LLVMVectorType(ctx->ac.i64, num_components);
3192 result = LLVMBuildBitCast(ctx->ac.builder, result, type, "");
3193 }
3194 return result;
3195 }
3196
3197 static void visit_intrinsic(struct ac_nir_context *ctx,
3198 nir_intrinsic_instr *instr)
3199 {
3200 LLVMValueRef result = NULL;
3201
3202 switch (instr->intrinsic) {
3203 case nir_intrinsic_ballot:
3204 result = ac_build_ballot(&ctx->ac, get_src(ctx, instr->src[0]));
3205 break;
3206 case nir_intrinsic_read_invocation:
3207 result = ac_build_readlane(&ctx->ac, get_src(ctx, instr->src[0]),
3208 get_src(ctx, instr->src[1]));
3209 break;
3210 case nir_intrinsic_read_first_invocation:
3211 result = ac_build_readlane(&ctx->ac, get_src(ctx, instr->src[0]), NULL);
3212 break;
3213 case nir_intrinsic_load_subgroup_invocation:
3214 result = ac_get_thread_id(&ctx->ac);
3215 break;
3216 case nir_intrinsic_load_work_group_id: {
3217 LLVMValueRef values[3];
3218
3219 for (int i = 0; i < 3; i++) {
3220 values[i] = ctx->abi->workgroup_ids[i] ?
3221 ctx->abi->workgroup_ids[i] : ctx->ac.i32_0;
3222 }
3223
3224 result = ac_build_gather_values(&ctx->ac, values, 3);
3225 break;
3226 }
3227 case nir_intrinsic_load_base_vertex:
3228 case nir_intrinsic_load_first_vertex:
3229 result = ctx->abi->load_base_vertex(ctx->abi);
3230 break;
3231 case nir_intrinsic_load_local_group_size:
3232 result = ctx->abi->load_local_group_size(ctx->abi);
3233 break;
3234 case nir_intrinsic_load_vertex_id:
3235 result = LLVMBuildAdd(ctx->ac.builder, ctx->abi->vertex_id,
3236 ctx->abi->base_vertex, "");
3237 break;
3238 case nir_intrinsic_load_vertex_id_zero_base: {
3239 result = ctx->abi->vertex_id;
3240 break;
3241 }
3242 case nir_intrinsic_load_local_invocation_id: {
3243 result = ctx->abi->local_invocation_ids;
3244 break;
3245 }
3246 case nir_intrinsic_load_base_instance:
3247 result = ctx->abi->start_instance;
3248 break;
3249 case nir_intrinsic_load_draw_id:
3250 result = ctx->abi->draw_id;
3251 break;
3252 case nir_intrinsic_load_view_index:
3253 result = ctx->abi->view_index;
3254 break;
3255 case nir_intrinsic_load_invocation_id:
3256 if (ctx->stage == MESA_SHADER_TESS_CTRL) {
3257 result = ac_unpack_param(&ctx->ac, ctx->abi->tcs_rel_ids, 8, 5);
3258 } else {
3259 if (ctx->ac.chip_class >= GFX10) {
3260 result = LLVMBuildAnd(ctx->ac.builder,
3261 ctx->abi->gs_invocation_id,
3262 LLVMConstInt(ctx->ac.i32, 127, 0), "");
3263 } else {
3264 result = ctx->abi->gs_invocation_id;
3265 }
3266 }
3267 break;
3268 case nir_intrinsic_load_primitive_id:
3269 if (ctx->stage == MESA_SHADER_GEOMETRY) {
3270 result = ctx->abi->gs_prim_id;
3271 } else if (ctx->stage == MESA_SHADER_TESS_CTRL) {
3272 result = ctx->abi->tcs_patch_id;
3273 } else if (ctx->stage == MESA_SHADER_TESS_EVAL) {
3274 result = ctx->abi->tes_patch_id;
3275 } else
3276 fprintf(stderr, "Unknown primitive id intrinsic: %d", ctx->stage);
3277 break;
3278 case nir_intrinsic_load_sample_id:
3279 result = ac_unpack_param(&ctx->ac, ctx->abi->ancillary, 8, 4);
3280 break;
3281 case nir_intrinsic_load_sample_pos:
3282 result = load_sample_pos(ctx);
3283 break;
3284 case nir_intrinsic_load_sample_mask_in:
3285 result = ctx->abi->load_sample_mask_in(ctx->abi);
3286 break;
3287 case nir_intrinsic_load_frag_coord: {
3288 LLVMValueRef values[4] = {
3289 ctx->abi->frag_pos[0],
3290 ctx->abi->frag_pos[1],
3291 ctx->abi->frag_pos[2],
3292 ac_build_fdiv(&ctx->ac, ctx->ac.f32_1, ctx->abi->frag_pos[3])
3293 };
3294 result = ac_to_integer(&ctx->ac,
3295 ac_build_gather_values(&ctx->ac, values, 4));
3296 break;
3297 }
3298 case nir_intrinsic_load_layer_id:
3299 result = ctx->abi->inputs[ac_llvm_reg_index_soa(VARYING_SLOT_LAYER, 0)];
3300 break;
3301 case nir_intrinsic_load_front_face:
3302 result = ctx->abi->front_face;
3303 break;
3304 case nir_intrinsic_load_helper_invocation:
3305 result = ac_build_load_helper_invocation(&ctx->ac);
3306 break;
3307 case nir_intrinsic_load_color0:
3308 result = ctx->abi->color0;
3309 break;
3310 case nir_intrinsic_load_color1:
3311 result = ctx->abi->color1;
3312 break;
3313 case nir_intrinsic_load_instance_id:
3314 result = ctx->abi->instance_id;
3315 break;
3316 case nir_intrinsic_load_num_work_groups:
3317 result = ctx->abi->num_work_groups;
3318 break;
3319 case nir_intrinsic_load_local_invocation_index:
3320 result = visit_load_local_invocation_index(ctx);
3321 break;
3322 case nir_intrinsic_load_subgroup_id:
3323 result = visit_load_subgroup_id(ctx);
3324 break;
3325 case nir_intrinsic_load_num_subgroups:
3326 result = visit_load_num_subgroups(ctx);
3327 break;
3328 case nir_intrinsic_first_invocation:
3329 result = visit_first_invocation(ctx);
3330 break;
3331 case nir_intrinsic_load_push_constant:
3332 result = visit_load_push_constant(ctx, instr);
3333 break;
3334 case nir_intrinsic_vulkan_resource_index: {
3335 LLVMValueRef index = get_src(ctx, instr->src[0]);
3336 unsigned desc_set = nir_intrinsic_desc_set(instr);
3337 unsigned binding = nir_intrinsic_binding(instr);
3338
3339 result = ctx->abi->load_resource(ctx->abi, index, desc_set,
3340 binding);
3341 break;
3342 }
3343 case nir_intrinsic_vulkan_resource_reindex:
3344 result = visit_vulkan_resource_reindex(ctx, instr);
3345 break;
3346 case nir_intrinsic_store_ssbo:
3347 visit_store_ssbo(ctx, instr);
3348 break;
3349 case nir_intrinsic_load_ssbo:
3350 result = visit_load_buffer(ctx, instr);
3351 break;
3352 case nir_intrinsic_ssbo_atomic_add:
3353 case nir_intrinsic_ssbo_atomic_imin:
3354 case nir_intrinsic_ssbo_atomic_umin:
3355 case nir_intrinsic_ssbo_atomic_imax:
3356 case nir_intrinsic_ssbo_atomic_umax:
3357 case nir_intrinsic_ssbo_atomic_and:
3358 case nir_intrinsic_ssbo_atomic_or:
3359 case nir_intrinsic_ssbo_atomic_xor:
3360 case nir_intrinsic_ssbo_atomic_exchange:
3361 case nir_intrinsic_ssbo_atomic_comp_swap:
3362 result = visit_atomic_ssbo(ctx, instr);
3363 break;
3364 case nir_intrinsic_load_ubo:
3365 result = visit_load_ubo_buffer(ctx, instr);
3366 break;
3367 case nir_intrinsic_get_buffer_size:
3368 result = visit_get_buffer_size(ctx, instr);
3369 break;
3370 case nir_intrinsic_load_deref:
3371 result = visit_load_var(ctx, instr);
3372 break;
3373 case nir_intrinsic_store_deref:
3374 visit_store_var(ctx, instr);
3375 break;
3376 case nir_intrinsic_load_shared:
3377 result = visit_load_shared(ctx, instr);
3378 break;
3379 case nir_intrinsic_store_shared:
3380 visit_store_shared(ctx, instr);
3381 break;
3382 case nir_intrinsic_bindless_image_samples:
3383 result = visit_image_samples(ctx, instr, true);
3384 break;
3385 case nir_intrinsic_image_deref_samples:
3386 result = visit_image_samples(ctx, instr, false);
3387 break;
3388 case nir_intrinsic_bindless_image_load:
3389 result = visit_image_load(ctx, instr, true);
3390 break;
3391 case nir_intrinsic_image_deref_load:
3392 result = visit_image_load(ctx, instr, false);
3393 break;
3394 case nir_intrinsic_bindless_image_store:
3395 visit_image_store(ctx, instr, true);
3396 break;
3397 case nir_intrinsic_image_deref_store:
3398 visit_image_store(ctx, instr, false);
3399 break;
3400 case nir_intrinsic_bindless_image_atomic_add:
3401 case nir_intrinsic_bindless_image_atomic_min:
3402 case nir_intrinsic_bindless_image_atomic_max:
3403 case nir_intrinsic_bindless_image_atomic_and:
3404 case nir_intrinsic_bindless_image_atomic_or:
3405 case nir_intrinsic_bindless_image_atomic_xor:
3406 case nir_intrinsic_bindless_image_atomic_exchange:
3407 case nir_intrinsic_bindless_image_atomic_comp_swap:
3408 case nir_intrinsic_bindless_image_atomic_inc_wrap:
3409 case nir_intrinsic_bindless_image_atomic_dec_wrap:
3410 result = visit_image_atomic(ctx, instr, true);
3411 break;
3412 case nir_intrinsic_image_deref_atomic_add:
3413 case nir_intrinsic_image_deref_atomic_min:
3414 case nir_intrinsic_image_deref_atomic_max:
3415 case nir_intrinsic_image_deref_atomic_and:
3416 case nir_intrinsic_image_deref_atomic_or:
3417 case nir_intrinsic_image_deref_atomic_xor:
3418 case nir_intrinsic_image_deref_atomic_exchange:
3419 case nir_intrinsic_image_deref_atomic_comp_swap:
3420 case nir_intrinsic_image_deref_atomic_inc_wrap:
3421 case nir_intrinsic_image_deref_atomic_dec_wrap:
3422 result = visit_image_atomic(ctx, instr, false);
3423 break;
3424 case nir_intrinsic_bindless_image_size:
3425 result = visit_image_size(ctx, instr, true);
3426 break;
3427 case nir_intrinsic_image_deref_size:
3428 result = visit_image_size(ctx, instr, false);
3429 break;
3430 case nir_intrinsic_shader_clock:
3431 result = ac_build_shader_clock(&ctx->ac);
3432 break;
3433 case nir_intrinsic_discard:
3434 case nir_intrinsic_discard_if:
3435 emit_discard(ctx, instr);
3436 break;
3437 case nir_intrinsic_memory_barrier:
3438 case nir_intrinsic_group_memory_barrier:
3439 case nir_intrinsic_memory_barrier_atomic_counter:
3440 case nir_intrinsic_memory_barrier_buffer:
3441 case nir_intrinsic_memory_barrier_image:
3442 case nir_intrinsic_memory_barrier_shared:
3443 emit_membar(&ctx->ac, instr);
3444 break;
3445 case nir_intrinsic_barrier:
3446 ac_emit_barrier(&ctx->ac, ctx->stage);
3447 break;
3448 case nir_intrinsic_shared_atomic_add:
3449 case nir_intrinsic_shared_atomic_imin:
3450 case nir_intrinsic_shared_atomic_umin:
3451 case nir_intrinsic_shared_atomic_imax:
3452 case nir_intrinsic_shared_atomic_umax:
3453 case nir_intrinsic_shared_atomic_and:
3454 case nir_intrinsic_shared_atomic_or:
3455 case nir_intrinsic_shared_atomic_xor:
3456 case nir_intrinsic_shared_atomic_exchange:
3457 case nir_intrinsic_shared_atomic_comp_swap: {
3458 LLVMValueRef ptr = get_memory_ptr(ctx, instr->src[0]);
3459 result = visit_var_atomic(ctx, instr, ptr, 1);
3460 break;
3461 }
3462 case nir_intrinsic_deref_atomic_add:
3463 case nir_intrinsic_deref_atomic_imin:
3464 case nir_intrinsic_deref_atomic_umin:
3465 case nir_intrinsic_deref_atomic_imax:
3466 case nir_intrinsic_deref_atomic_umax:
3467 case nir_intrinsic_deref_atomic_and:
3468 case nir_intrinsic_deref_atomic_or:
3469 case nir_intrinsic_deref_atomic_xor:
3470 case nir_intrinsic_deref_atomic_exchange:
3471 case nir_intrinsic_deref_atomic_comp_swap: {
3472 LLVMValueRef ptr = get_src(ctx, instr->src[0]);
3473 result = visit_var_atomic(ctx, instr, ptr, 1);
3474 break;
3475 }
3476 case nir_intrinsic_load_barycentric_pixel:
3477 result = barycentric_center(ctx, nir_intrinsic_interp_mode(instr));
3478 break;
3479 case nir_intrinsic_load_barycentric_centroid:
3480 result = barycentric_centroid(ctx, nir_intrinsic_interp_mode(instr));
3481 break;
3482 case nir_intrinsic_load_barycentric_sample:
3483 result = barycentric_sample(ctx, nir_intrinsic_interp_mode(instr));
3484 break;
3485 case nir_intrinsic_load_barycentric_at_offset: {
3486 LLVMValueRef offset = ac_to_float(&ctx->ac, get_src(ctx, instr->src[0]));
3487 result = barycentric_offset(ctx, nir_intrinsic_interp_mode(instr), offset);
3488 break;
3489 }
3490 case nir_intrinsic_load_barycentric_at_sample: {
3491 LLVMValueRef sample_id = get_src(ctx, instr->src[0]);
3492 result = barycentric_at_sample(ctx, nir_intrinsic_interp_mode(instr), sample_id);
3493 break;
3494 }
3495 case nir_intrinsic_load_interpolated_input: {
3496 /* We assume any indirect loads have been lowered away */
3497 ASSERTED nir_const_value *offset = nir_src_as_const_value(instr->src[1]);
3498 assert(offset);
3499 assert(offset[0].i32 == 0);
3500
3501 LLVMValueRef interp_param = get_src(ctx, instr->src[0]);
3502 unsigned index = nir_intrinsic_base(instr);
3503 unsigned component = nir_intrinsic_component(instr);
3504 result = load_interpolated_input(ctx, interp_param, index,
3505 component,
3506 instr->dest.ssa.num_components,
3507 instr->dest.ssa.bit_size);
3508 break;
3509 }
3510 case nir_intrinsic_load_input: {
3511 /* We only lower inputs for fragment shaders ATM */
3512 ASSERTED nir_const_value *offset = nir_src_as_const_value(instr->src[0]);
3513 assert(offset);
3514 assert(offset[0].i32 == 0);
3515
3516 unsigned index = nir_intrinsic_base(instr);
3517 unsigned component = nir_intrinsic_component(instr);
3518 result = load_flat_input(ctx, index, component,
3519 instr->dest.ssa.num_components,
3520 instr->dest.ssa.bit_size);
3521 break;
3522 }
3523 case nir_intrinsic_emit_vertex:
3524 ctx->abi->emit_vertex(ctx->abi, nir_intrinsic_stream_id(instr), ctx->abi->outputs);
3525 break;
3526 case nir_intrinsic_end_primitive:
3527 ctx->abi->emit_primitive(ctx->abi, nir_intrinsic_stream_id(instr));
3528 break;
3529 case nir_intrinsic_load_tess_coord:
3530 result = ctx->abi->load_tess_coord(ctx->abi);
3531 break;
3532 case nir_intrinsic_load_tess_level_outer:
3533 result = ctx->abi->load_tess_level(ctx->abi, VARYING_SLOT_TESS_LEVEL_OUTER);
3534 break;
3535 case nir_intrinsic_load_tess_level_inner:
3536 result = ctx->abi->load_tess_level(ctx->abi, VARYING_SLOT_TESS_LEVEL_INNER);
3537 break;
3538 case nir_intrinsic_load_patch_vertices_in:
3539 result = ctx->abi->load_patch_vertices_in(ctx->abi);
3540 break;
3541 case nir_intrinsic_vote_all: {
3542 LLVMValueRef tmp = ac_build_vote_all(&ctx->ac, get_src(ctx, instr->src[0]));
3543 result = LLVMBuildSExt(ctx->ac.builder, tmp, ctx->ac.i32, "");
3544 break;
3545 }
3546 case nir_intrinsic_vote_any: {
3547 LLVMValueRef tmp = ac_build_vote_any(&ctx->ac, get_src(ctx, instr->src[0]));
3548 result = LLVMBuildSExt(ctx->ac.builder, tmp, ctx->ac.i32, "");
3549 break;
3550 }
3551 case nir_intrinsic_shuffle:
3552 result = ac_build_shuffle(&ctx->ac, get_src(ctx, instr->src[0]),
3553 get_src(ctx, instr->src[1]));
3554 break;
3555 case nir_intrinsic_reduce:
3556 result = ac_build_reduce(&ctx->ac,
3557 get_src(ctx, instr->src[0]),
3558 instr->const_index[0],
3559 instr->const_index[1]);
3560 break;
3561 case nir_intrinsic_inclusive_scan:
3562 result = ac_build_inclusive_scan(&ctx->ac,
3563 get_src(ctx, instr->src[0]),
3564 instr->const_index[0]);
3565 break;
3566 case nir_intrinsic_exclusive_scan:
3567 result = ac_build_exclusive_scan(&ctx->ac,
3568 get_src(ctx, instr->src[0]),
3569 instr->const_index[0]);
3570 break;
3571 case nir_intrinsic_quad_broadcast: {
3572 unsigned lane = nir_src_as_uint(instr->src[1]);
3573 result = ac_build_quad_swizzle(&ctx->ac, get_src(ctx, instr->src[0]),
3574 lane, lane, lane, lane);
3575 break;
3576 }
3577 case nir_intrinsic_quad_swap_horizontal:
3578 result = ac_build_quad_swizzle(&ctx->ac, get_src(ctx, instr->src[0]), 1, 0, 3 ,2);
3579 break;
3580 case nir_intrinsic_quad_swap_vertical:
3581 result = ac_build_quad_swizzle(&ctx->ac, get_src(ctx, instr->src[0]), 2, 3, 0 ,1);
3582 break;
3583 case nir_intrinsic_quad_swap_diagonal:
3584 result = ac_build_quad_swizzle(&ctx->ac, get_src(ctx, instr->src[0]), 3, 2, 1 ,0);
3585 break;
3586 case nir_intrinsic_quad_swizzle_amd: {
3587 uint32_t mask = nir_intrinsic_swizzle_mask(instr);
3588 result = ac_build_quad_swizzle(&ctx->ac, get_src(ctx, instr->src[0]),
3589 mask & 0x3, (mask >> 2) & 0x3,
3590 (mask >> 4) & 0x3, (mask >> 6) & 0x3);
3591 break;
3592 }
3593 case nir_intrinsic_masked_swizzle_amd: {
3594 uint32_t mask = nir_intrinsic_swizzle_mask(instr);
3595 result = ac_build_ds_swizzle(&ctx->ac, get_src(ctx, instr->src[0]), mask);
3596 break;
3597 }
3598 case nir_intrinsic_write_invocation_amd:
3599 result = ac_build_writelane(&ctx->ac, get_src(ctx, instr->src[0]),
3600 get_src(ctx, instr->src[1]),
3601 get_src(ctx, instr->src[2]));
3602 break;
3603 case nir_intrinsic_mbcnt_amd:
3604 result = ac_build_mbcnt(&ctx->ac, get_src(ctx, instr->src[0]));
3605 break;
3606 case nir_intrinsic_load_scratch: {
3607 LLVMValueRef offset = get_src(ctx, instr->src[0]);
3608 LLVMValueRef ptr = ac_build_gep0(&ctx->ac, ctx->scratch,
3609 offset);
3610 LLVMTypeRef comp_type =
3611 LLVMIntTypeInContext(ctx->ac.context, instr->dest.ssa.bit_size);
3612 LLVMTypeRef vec_type =
3613 instr->dest.ssa.num_components == 1 ? comp_type :
3614 LLVMVectorType(comp_type, instr->dest.ssa.num_components);
3615 unsigned addr_space = LLVMGetPointerAddressSpace(LLVMTypeOf(ptr));
3616 ptr = LLVMBuildBitCast(ctx->ac.builder, ptr,
3617 LLVMPointerType(vec_type, addr_space), "");
3618 result = LLVMBuildLoad(ctx->ac.builder, ptr, "");
3619 break;
3620 }
3621 case nir_intrinsic_store_scratch: {
3622 LLVMValueRef offset = get_src(ctx, instr->src[1]);
3623 LLVMValueRef ptr = ac_build_gep0(&ctx->ac, ctx->scratch,
3624 offset);
3625 LLVMTypeRef comp_type =
3626 LLVMIntTypeInContext(ctx->ac.context, instr->src[0].ssa->bit_size);
3627 LLVMTypeRef vec_type =
3628 instr->src[0].ssa->num_components == 1 ? comp_type :
3629 LLVMVectorType(comp_type, instr->src[0].ssa->num_components);
3630 unsigned addr_space = LLVMGetPointerAddressSpace(LLVMTypeOf(ptr));
3631 ptr = LLVMBuildBitCast(ctx->ac.builder, ptr,
3632 LLVMPointerType(vec_type, addr_space), "");
3633 LLVMBuildStore(ctx->ac.builder, get_src(ctx, instr->src[0]), ptr);
3634 break;
3635 }
3636 default:
3637 fprintf(stderr, "Unknown intrinsic: ");
3638 nir_print_instr(&instr->instr, stderr);
3639 fprintf(stderr, "\n");
3640 break;
3641 }
3642 if (result) {
3643 ctx->ssa_defs[instr->dest.ssa.index] = result;
3644 }
3645 }
3646
3647 static LLVMValueRef get_bindless_index_from_uniform(struct ac_nir_context *ctx,
3648 unsigned base_index,
3649 unsigned constant_index,
3650 LLVMValueRef dynamic_index)
3651 {
3652 LLVMValueRef offset = LLVMConstInt(ctx->ac.i32, base_index * 4, 0);
3653 LLVMValueRef index = LLVMBuildAdd(ctx->ac.builder, dynamic_index,
3654 LLVMConstInt(ctx->ac.i32, constant_index, 0), "");
3655
3656 /* Bindless uniforms are 64bit so multiple index by 8 */
3657 index = LLVMBuildMul(ctx->ac.builder, index, LLVMConstInt(ctx->ac.i32, 8, 0), "");
3658 offset = LLVMBuildAdd(ctx->ac.builder, offset, index, "");
3659
3660 LLVMValueRef ubo_index = ctx->abi->load_ubo(ctx->abi, ctx->ac.i32_0);
3661
3662 LLVMValueRef ret = ac_build_buffer_load(&ctx->ac, ubo_index, 1, NULL, offset,
3663 NULL, 0, 0, true, true);
3664
3665 return LLVMBuildBitCast(ctx->ac.builder, ret, ctx->ac.i32, "");
3666 }
3667
3668 static LLVMValueRef get_sampler_desc(struct ac_nir_context *ctx,
3669 nir_deref_instr *deref_instr,
3670 enum ac_descriptor_type desc_type,
3671 const nir_instr *instr,
3672 bool image, bool write)
3673 {
3674 LLVMValueRef index = NULL;
3675 unsigned constant_index = 0;
3676 unsigned descriptor_set;
3677 unsigned base_index;
3678 bool bindless = false;
3679
3680 if (!deref_instr) {
3681 descriptor_set = 0;
3682 if (image) {
3683 nir_intrinsic_instr *img_instr = nir_instr_as_intrinsic(instr);
3684 base_index = 0;
3685 bindless = true;
3686 index = get_src(ctx, img_instr->src[0]);
3687 } else {
3688 nir_tex_instr *tex_instr = nir_instr_as_tex(instr);
3689 int sampSrcIdx = nir_tex_instr_src_index(tex_instr,
3690 nir_tex_src_sampler_handle);
3691 if (sampSrcIdx != -1) {
3692 base_index = 0;
3693 bindless = true;
3694 index = get_src(ctx, tex_instr->src[sampSrcIdx].src);
3695 } else {
3696 assert(tex_instr && !image);
3697 base_index = tex_instr->sampler_index;
3698 }
3699 }
3700 } else {
3701 while(deref_instr->deref_type != nir_deref_type_var) {
3702 if (deref_instr->deref_type == nir_deref_type_array) {
3703 unsigned array_size = glsl_get_aoa_size(deref_instr->type);
3704 if (!array_size)
3705 array_size = 1;
3706
3707 if (nir_src_is_const(deref_instr->arr.index)) {
3708 constant_index += array_size * nir_src_as_uint(deref_instr->arr.index);
3709 } else {
3710 LLVMValueRef indirect = get_src(ctx, deref_instr->arr.index);
3711
3712 indirect = LLVMBuildMul(ctx->ac.builder, indirect,
3713 LLVMConstInt(ctx->ac.i32, array_size, false), "");
3714
3715 if (!index)
3716 index = indirect;
3717 else
3718 index = LLVMBuildAdd(ctx->ac.builder, index, indirect, "");
3719 }
3720
3721 deref_instr = nir_src_as_deref(deref_instr->parent);
3722 } else if (deref_instr->deref_type == nir_deref_type_struct) {
3723 unsigned sidx = deref_instr->strct.index;
3724 deref_instr = nir_src_as_deref(deref_instr->parent);
3725 constant_index += glsl_get_struct_location_offset(deref_instr->type, sidx);
3726 } else {
3727 unreachable("Unsupported deref type");
3728 }
3729 }
3730 descriptor_set = deref_instr->var->data.descriptor_set;
3731
3732 if (deref_instr->var->data.bindless) {
3733 /* For now just assert on unhandled variable types */
3734 assert(deref_instr->var->data.mode == nir_var_uniform);
3735
3736 base_index = deref_instr->var->data.driver_location;
3737 bindless = true;
3738
3739 index = index ? index : ctx->ac.i32_0;
3740 index = get_bindless_index_from_uniform(ctx, base_index,
3741 constant_index, index);
3742 } else
3743 base_index = deref_instr->var->data.binding;
3744 }
3745
3746 return ctx->abi->load_sampler_desc(ctx->abi,
3747 descriptor_set,
3748 base_index,
3749 constant_index, index,
3750 desc_type, image, write, bindless);
3751 }
3752
3753 /* Disable anisotropic filtering if BASE_LEVEL == LAST_LEVEL.
3754 *
3755 * GFX6-GFX7:
3756 * If BASE_LEVEL == LAST_LEVEL, the shader must disable anisotropic
3757 * filtering manually. The driver sets img7 to a mask clearing
3758 * MAX_ANISO_RATIO if BASE_LEVEL == LAST_LEVEL. The shader must do:
3759 * s_and_b32 samp0, samp0, img7
3760 *
3761 * GFX8:
3762 * The ANISO_OVERRIDE sampler field enables this fix in TA.
3763 */
3764 static LLVMValueRef sici_fix_sampler_aniso(struct ac_nir_context *ctx,
3765 LLVMValueRef res, LLVMValueRef samp)
3766 {
3767 LLVMBuilderRef builder = ctx->ac.builder;
3768 LLVMValueRef img7, samp0;
3769
3770 if (ctx->ac.chip_class >= GFX8)
3771 return samp;
3772
3773 img7 = LLVMBuildExtractElement(builder, res,
3774 LLVMConstInt(ctx->ac.i32, 7, 0), "");
3775 samp0 = LLVMBuildExtractElement(builder, samp,
3776 LLVMConstInt(ctx->ac.i32, 0, 0), "");
3777 samp0 = LLVMBuildAnd(builder, samp0, img7, "");
3778 return LLVMBuildInsertElement(builder, samp, samp0,
3779 LLVMConstInt(ctx->ac.i32, 0, 0), "");
3780 }
3781
3782 static void tex_fetch_ptrs(struct ac_nir_context *ctx,
3783 nir_tex_instr *instr,
3784 LLVMValueRef *res_ptr, LLVMValueRef *samp_ptr,
3785 LLVMValueRef *fmask_ptr)
3786 {
3787 nir_deref_instr *texture_deref_instr = NULL;
3788 nir_deref_instr *sampler_deref_instr = NULL;
3789 int plane = -1;
3790
3791 for (unsigned i = 0; i < instr->num_srcs; i++) {
3792 switch (instr->src[i].src_type) {
3793 case nir_tex_src_texture_deref:
3794 texture_deref_instr = nir_src_as_deref(instr->src[i].src);
3795 break;
3796 case nir_tex_src_sampler_deref:
3797 sampler_deref_instr = nir_src_as_deref(instr->src[i].src);
3798 break;
3799 case nir_tex_src_plane:
3800 plane = nir_src_as_int(instr->src[i].src);
3801 break;
3802 default:
3803 break;
3804 }
3805 }
3806
3807 if (!sampler_deref_instr)
3808 sampler_deref_instr = texture_deref_instr;
3809
3810 enum ac_descriptor_type main_descriptor = instr->sampler_dim == GLSL_SAMPLER_DIM_BUF ? AC_DESC_BUFFER : AC_DESC_IMAGE;
3811
3812 if (plane >= 0) {
3813 assert(instr->op != nir_texop_txf_ms &&
3814 instr->op != nir_texop_samples_identical);
3815 assert(instr->sampler_dim != GLSL_SAMPLER_DIM_BUF);
3816
3817 main_descriptor = AC_DESC_PLANE_0 + plane;
3818 }
3819
3820 *res_ptr = get_sampler_desc(ctx, texture_deref_instr, main_descriptor, &instr->instr, false, false);
3821
3822 if (samp_ptr) {
3823 *samp_ptr = get_sampler_desc(ctx, sampler_deref_instr, AC_DESC_SAMPLER, &instr->instr, false, false);
3824 if (instr->sampler_dim < GLSL_SAMPLER_DIM_RECT)
3825 *samp_ptr = sici_fix_sampler_aniso(ctx, *res_ptr, *samp_ptr);
3826 }
3827 if (fmask_ptr && (instr->op == nir_texop_txf_ms ||
3828 instr->op == nir_texop_samples_identical))
3829 *fmask_ptr = get_sampler_desc(ctx, texture_deref_instr, AC_DESC_FMASK, &instr->instr, false, false);
3830 }
3831
3832 static LLVMValueRef apply_round_slice(struct ac_llvm_context *ctx,
3833 LLVMValueRef coord)
3834 {
3835 coord = ac_to_float(ctx, coord);
3836 coord = ac_build_round(ctx, coord);
3837 coord = ac_to_integer(ctx, coord);
3838 return coord;
3839 }
3840
3841 static void visit_tex(struct ac_nir_context *ctx, nir_tex_instr *instr)
3842 {
3843 LLVMValueRef result = NULL;
3844 struct ac_image_args args = { 0 };
3845 LLVMValueRef fmask_ptr = NULL, sample_index = NULL;
3846 LLVMValueRef ddx = NULL, ddy = NULL;
3847 unsigned offset_src = 0;
3848
3849 tex_fetch_ptrs(ctx, instr, &args.resource, &args.sampler, &fmask_ptr);
3850
3851 for (unsigned i = 0; i < instr->num_srcs; i++) {
3852 switch (instr->src[i].src_type) {
3853 case nir_tex_src_coord: {
3854 LLVMValueRef coord = get_src(ctx, instr->src[i].src);
3855 for (unsigned chan = 0; chan < instr->coord_components; ++chan)
3856 args.coords[chan] = ac_llvm_extract_elem(&ctx->ac, coord, chan);
3857 break;
3858 }
3859 case nir_tex_src_projector:
3860 break;
3861 case nir_tex_src_comparator:
3862 if (instr->is_shadow)
3863 args.compare = get_src(ctx, instr->src[i].src);
3864 break;
3865 case nir_tex_src_offset:
3866 args.offset = get_src(ctx, instr->src[i].src);
3867 offset_src = i;
3868 break;
3869 case nir_tex_src_bias:
3870 if (instr->op == nir_texop_txb)
3871 args.bias = get_src(ctx, instr->src[i].src);
3872 break;
3873 case nir_tex_src_lod: {
3874 if (nir_src_is_const(instr->src[i].src) && nir_src_as_uint(instr->src[i].src) == 0)
3875 args.level_zero = true;
3876 else
3877 args.lod = get_src(ctx, instr->src[i].src);
3878 break;
3879 }
3880 case nir_tex_src_ms_index:
3881 sample_index = get_src(ctx, instr->src[i].src);
3882 break;
3883 case nir_tex_src_ms_mcs:
3884 break;
3885 case nir_tex_src_ddx:
3886 ddx = get_src(ctx, instr->src[i].src);
3887 break;
3888 case nir_tex_src_ddy:
3889 ddy = get_src(ctx, instr->src[i].src);
3890 break;
3891 case nir_tex_src_texture_offset:
3892 case nir_tex_src_sampler_offset:
3893 case nir_tex_src_plane:
3894 default:
3895 break;
3896 }
3897 }
3898
3899 if (instr->op == nir_texop_txs && instr->sampler_dim == GLSL_SAMPLER_DIM_BUF) {
3900 result = get_buffer_size(ctx, args.resource, true);
3901 goto write_result;
3902 }
3903
3904 if (instr->op == nir_texop_texture_samples) {
3905 LLVMValueRef res, samples, is_msaa;
3906 res = LLVMBuildBitCast(ctx->ac.builder, args.resource, ctx->ac.v8i32, "");
3907 samples = LLVMBuildExtractElement(ctx->ac.builder, res,
3908 LLVMConstInt(ctx->ac.i32, 3, false), "");
3909 is_msaa = LLVMBuildLShr(ctx->ac.builder, samples,
3910 LLVMConstInt(ctx->ac.i32, 28, false), "");
3911 is_msaa = LLVMBuildAnd(ctx->ac.builder, is_msaa,
3912 LLVMConstInt(ctx->ac.i32, 0xe, false), "");
3913 is_msaa = LLVMBuildICmp(ctx->ac.builder, LLVMIntEQ, is_msaa,
3914 LLVMConstInt(ctx->ac.i32, 0xe, false), "");
3915
3916 samples = LLVMBuildLShr(ctx->ac.builder, samples,
3917 LLVMConstInt(ctx->ac.i32, 16, false), "");
3918 samples = LLVMBuildAnd(ctx->ac.builder, samples,
3919 LLVMConstInt(ctx->ac.i32, 0xf, false), "");
3920 samples = LLVMBuildShl(ctx->ac.builder, ctx->ac.i32_1,
3921 samples, "");
3922 samples = LLVMBuildSelect(ctx->ac.builder, is_msaa, samples,
3923 ctx->ac.i32_1, "");
3924 result = samples;
3925 goto write_result;
3926 }
3927
3928 if (args.offset && instr->op != nir_texop_txf && instr->op != nir_texop_txf_ms) {
3929 LLVMValueRef offset[3], pack;
3930 for (unsigned chan = 0; chan < 3; ++chan)
3931 offset[chan] = ctx->ac.i32_0;
3932
3933 unsigned num_components = ac_get_llvm_num_components(args.offset);
3934 for (unsigned chan = 0; chan < num_components; chan++) {
3935 offset[chan] = ac_llvm_extract_elem(&ctx->ac, args.offset, chan);
3936 offset[chan] = LLVMBuildAnd(ctx->ac.builder, offset[chan],
3937 LLVMConstInt(ctx->ac.i32, 0x3f, false), "");
3938 if (chan)
3939 offset[chan] = LLVMBuildShl(ctx->ac.builder, offset[chan],
3940 LLVMConstInt(ctx->ac.i32, chan * 8, false), "");
3941 }
3942 pack = LLVMBuildOr(ctx->ac.builder, offset[0], offset[1], "");
3943 pack = LLVMBuildOr(ctx->ac.builder, pack, offset[2], "");
3944 args.offset = pack;
3945 }
3946
3947 /* TC-compatible HTILE on radeonsi promotes Z16 and Z24 to Z32_FLOAT,
3948 * so the depth comparison value isn't clamped for Z16 and
3949 * Z24 anymore. Do it manually here for GFX8-9; GFX10 has an explicitly
3950 * clamped 32-bit float format.
3951 *
3952 * It's unnecessary if the original texture format was
3953 * Z32_FLOAT, but we don't know that here.
3954 */
3955 if (args.compare &&
3956 ctx->ac.chip_class >= GFX8 &&
3957 ctx->ac.chip_class <= GFX9 &&
3958 ctx->abi->clamp_shadow_reference)
3959 args.compare = ac_build_clamp(&ctx->ac, ac_to_float(&ctx->ac, args.compare));
3960
3961 /* pack derivatives */
3962 if (ddx || ddy) {
3963 int num_src_deriv_channels, num_dest_deriv_channels;
3964 switch (instr->sampler_dim) {
3965 case GLSL_SAMPLER_DIM_3D:
3966 case GLSL_SAMPLER_DIM_CUBE:
3967 num_src_deriv_channels = 3;
3968 num_dest_deriv_channels = 3;
3969 break;
3970 case GLSL_SAMPLER_DIM_2D:
3971 default:
3972 num_src_deriv_channels = 2;
3973 num_dest_deriv_channels = 2;
3974 break;
3975 case GLSL_SAMPLER_DIM_1D:
3976 num_src_deriv_channels = 1;
3977 if (ctx->ac.chip_class == GFX9) {
3978 num_dest_deriv_channels = 2;
3979 } else {
3980 num_dest_deriv_channels = 1;
3981 }
3982 break;
3983 }
3984
3985 for (unsigned i = 0; i < num_src_deriv_channels; i++) {
3986 args.derivs[i] = ac_to_float(&ctx->ac,
3987 ac_llvm_extract_elem(&ctx->ac, ddx, i));
3988 args.derivs[num_dest_deriv_channels + i] = ac_to_float(&ctx->ac,
3989 ac_llvm_extract_elem(&ctx->ac, ddy, i));
3990 }
3991 for (unsigned i = num_src_deriv_channels; i < num_dest_deriv_channels; i++) {
3992 args.derivs[i] = ctx->ac.f32_0;
3993 args.derivs[num_dest_deriv_channels + i] = ctx->ac.f32_0;
3994 }
3995 }
3996
3997 if (instr->sampler_dim == GLSL_SAMPLER_DIM_CUBE && args.coords[0]) {
3998 for (unsigned chan = 0; chan < instr->coord_components; chan++)
3999 args.coords[chan] = ac_to_float(&ctx->ac, args.coords[chan]);
4000 if (instr->coord_components == 3)
4001 args.coords[3] = LLVMGetUndef(ctx->ac.f32);
4002 ac_prepare_cube_coords(&ctx->ac,
4003 instr->op == nir_texop_txd, instr->is_array,
4004 instr->op == nir_texop_lod, args.coords, args.derivs);
4005 }
4006
4007 /* Texture coordinates fixups */
4008 if (instr->coord_components > 1 &&
4009 instr->sampler_dim == GLSL_SAMPLER_DIM_1D &&
4010 instr->is_array &&
4011 instr->op != nir_texop_txf) {
4012 args.coords[1] = apply_round_slice(&ctx->ac, args.coords[1]);
4013 }
4014
4015 if (instr->coord_components > 2 &&
4016 (instr->sampler_dim == GLSL_SAMPLER_DIM_2D ||
4017 instr->sampler_dim == GLSL_SAMPLER_DIM_MS ||
4018 instr->sampler_dim == GLSL_SAMPLER_DIM_SUBPASS ||
4019 instr->sampler_dim == GLSL_SAMPLER_DIM_SUBPASS_MS) &&
4020 instr->is_array &&
4021 instr->op != nir_texop_txf && instr->op != nir_texop_txf_ms) {
4022 args.coords[2] = apply_round_slice(&ctx->ac, args.coords[2]);
4023 }
4024
4025 if (ctx->ac.chip_class == GFX9 &&
4026 instr->sampler_dim == GLSL_SAMPLER_DIM_1D &&
4027 instr->op != nir_texop_lod) {
4028 LLVMValueRef filler;
4029 if (instr->op == nir_texop_txf)
4030 filler = ctx->ac.i32_0;
4031 else
4032 filler = LLVMConstReal(ctx->ac.f32, 0.5);
4033
4034 if (instr->is_array)
4035 args.coords[2] = args.coords[1];
4036 args.coords[1] = filler;
4037 }
4038
4039 /* Pack sample index */
4040 if (instr->op == nir_texop_txf_ms && sample_index)
4041 args.coords[instr->coord_components] = sample_index;
4042
4043 if (instr->op == nir_texop_samples_identical) {
4044 struct ac_image_args txf_args = { 0 };
4045 memcpy(txf_args.coords, args.coords, sizeof(txf_args.coords));
4046
4047 txf_args.dmask = 0xf;
4048 txf_args.resource = fmask_ptr;
4049 txf_args.dim = instr->is_array ? ac_image_2darray : ac_image_2d;
4050 result = build_tex_intrinsic(ctx, instr, &txf_args);
4051
4052 result = LLVMBuildExtractElement(ctx->ac.builder, result, ctx->ac.i32_0, "");
4053 result = emit_int_cmp(&ctx->ac, LLVMIntEQ, result, ctx->ac.i32_0);
4054 goto write_result;
4055 }
4056
4057 if ((instr->sampler_dim == GLSL_SAMPLER_DIM_SUBPASS_MS ||
4058 instr->sampler_dim == GLSL_SAMPLER_DIM_MS) &&
4059 instr->op != nir_texop_txs) {
4060 unsigned sample_chan = instr->is_array ? 3 : 2;
4061 args.coords[sample_chan] = adjust_sample_index_using_fmask(
4062 &ctx->ac, args.coords[0], args.coords[1],
4063 instr->is_array ? args.coords[2] : NULL,
4064 args.coords[sample_chan], fmask_ptr);
4065 }
4066
4067 if (args.offset && (instr->op == nir_texop_txf || instr->op == nir_texop_txf_ms)) {
4068 int num_offsets = instr->src[offset_src].src.ssa->num_components;
4069 num_offsets = MIN2(num_offsets, instr->coord_components);
4070 for (unsigned i = 0; i < num_offsets; ++i) {
4071 args.coords[i] = LLVMBuildAdd(
4072 ctx->ac.builder, args.coords[i],
4073 LLVMConstInt(ctx->ac.i32, nir_src_comp_as_uint(instr->src[offset_src].src, i), false), "");
4074 }
4075 args.offset = NULL;
4076 }
4077
4078 /* DMASK was repurposed for GATHER4. 4 components are always
4079 * returned and DMASK works like a swizzle - it selects
4080 * the component to fetch. The only valid DMASK values are
4081 * 1=red, 2=green, 4=blue, 8=alpha. (e.g. 1 returns
4082 * (red,red,red,red) etc.) The ISA document doesn't mention
4083 * this.
4084 */
4085 args.dmask = 0xf;
4086 if (instr->op == nir_texop_tg4) {
4087 if (instr->is_shadow)
4088 args.dmask = 1;
4089 else
4090 args.dmask = 1 << instr->component;
4091 }
4092
4093 if (instr->sampler_dim != GLSL_SAMPLER_DIM_BUF)
4094 args.dim = get_ac_sampler_dim(&ctx->ac, instr->sampler_dim, instr->is_array);
4095 result = build_tex_intrinsic(ctx, instr, &args);
4096
4097 if (instr->op == nir_texop_query_levels)
4098 result = LLVMBuildExtractElement(ctx->ac.builder, result, LLVMConstInt(ctx->ac.i32, 3, false), "");
4099 else if (instr->is_shadow && instr->is_new_style_shadow &&
4100 instr->op != nir_texop_txs && instr->op != nir_texop_lod &&
4101 instr->op != nir_texop_tg4)
4102 result = LLVMBuildExtractElement(ctx->ac.builder, result, ctx->ac.i32_0, "");
4103 else if (instr->op == nir_texop_txs &&
4104 instr->sampler_dim == GLSL_SAMPLER_DIM_CUBE &&
4105 instr->is_array) {
4106 LLVMValueRef two = LLVMConstInt(ctx->ac.i32, 2, false);
4107 LLVMValueRef six = LLVMConstInt(ctx->ac.i32, 6, false);
4108 LLVMValueRef z = LLVMBuildExtractElement(ctx->ac.builder, result, two, "");
4109 z = LLVMBuildSDiv(ctx->ac.builder, z, six, "");
4110 result = LLVMBuildInsertElement(ctx->ac.builder, result, z, two, "");
4111 } else if (ctx->ac.chip_class == GFX9 &&
4112 instr->op == nir_texop_txs &&
4113 instr->sampler_dim == GLSL_SAMPLER_DIM_1D &&
4114 instr->is_array) {
4115 LLVMValueRef two = LLVMConstInt(ctx->ac.i32, 2, false);
4116 LLVMValueRef layers = LLVMBuildExtractElement(ctx->ac.builder, result, two, "");
4117 result = LLVMBuildInsertElement(ctx->ac.builder, result, layers,
4118 ctx->ac.i32_1, "");
4119 } else if (instr->dest.ssa.num_components != 4)
4120 result = ac_trim_vector(&ctx->ac, result, instr->dest.ssa.num_components);
4121
4122 write_result:
4123 if (result) {
4124 assert(instr->dest.is_ssa);
4125 result = ac_to_integer(&ctx->ac, result);
4126 ctx->ssa_defs[instr->dest.ssa.index] = result;
4127 }
4128 }
4129
4130
4131 static void visit_phi(struct ac_nir_context *ctx, nir_phi_instr *instr)
4132 {
4133 LLVMTypeRef type = get_def_type(ctx, &instr->dest.ssa);
4134 LLVMValueRef result = LLVMBuildPhi(ctx->ac.builder, type, "");
4135
4136 ctx->ssa_defs[instr->dest.ssa.index] = result;
4137 _mesa_hash_table_insert(ctx->phis, instr, result);
4138 }
4139
4140 static void visit_post_phi(struct ac_nir_context *ctx,
4141 nir_phi_instr *instr,
4142 LLVMValueRef llvm_phi)
4143 {
4144 nir_foreach_phi_src(src, instr) {
4145 LLVMBasicBlockRef block = get_block(ctx, src->pred);
4146 LLVMValueRef llvm_src = get_src(ctx, src->src);
4147
4148 LLVMAddIncoming(llvm_phi, &llvm_src, &block, 1);
4149 }
4150 }
4151
4152 static void phi_post_pass(struct ac_nir_context *ctx)
4153 {
4154 hash_table_foreach(ctx->phis, entry) {
4155 visit_post_phi(ctx, (nir_phi_instr*)entry->key,
4156 (LLVMValueRef)entry->data);
4157 }
4158 }
4159
4160
4161 static void visit_ssa_undef(struct ac_nir_context *ctx,
4162 const nir_ssa_undef_instr *instr)
4163 {
4164 unsigned num_components = instr->def.num_components;
4165 LLVMTypeRef type = LLVMIntTypeInContext(ctx->ac.context, instr->def.bit_size);
4166 LLVMValueRef undef;
4167
4168 if (num_components == 1)
4169 undef = LLVMGetUndef(type);
4170 else {
4171 undef = LLVMGetUndef(LLVMVectorType(type, num_components));
4172 }
4173 ctx->ssa_defs[instr->def.index] = undef;
4174 }
4175
4176 static void visit_jump(struct ac_llvm_context *ctx,
4177 const nir_jump_instr *instr)
4178 {
4179 switch (instr->type) {
4180 case nir_jump_break:
4181 ac_build_break(ctx);
4182 break;
4183 case nir_jump_continue:
4184 ac_build_continue(ctx);
4185 break;
4186 default:
4187 fprintf(stderr, "Unknown NIR jump instr: ");
4188 nir_print_instr(&instr->instr, stderr);
4189 fprintf(stderr, "\n");
4190 abort();
4191 }
4192 }
4193
4194 static LLVMTypeRef
4195 glsl_base_to_llvm_type(struct ac_llvm_context *ac,
4196 enum glsl_base_type type)
4197 {
4198 switch (type) {
4199 case GLSL_TYPE_INT:
4200 case GLSL_TYPE_UINT:
4201 case GLSL_TYPE_BOOL:
4202 case GLSL_TYPE_SUBROUTINE:
4203 return ac->i32;
4204 case GLSL_TYPE_INT8:
4205 case GLSL_TYPE_UINT8:
4206 return ac->i8;
4207 case GLSL_TYPE_INT16:
4208 case GLSL_TYPE_UINT16:
4209 return ac->i16;
4210 case GLSL_TYPE_FLOAT:
4211 return ac->f32;
4212 case GLSL_TYPE_FLOAT16:
4213 return ac->f16;
4214 case GLSL_TYPE_INT64:
4215 case GLSL_TYPE_UINT64:
4216 return ac->i64;
4217 case GLSL_TYPE_DOUBLE:
4218 return ac->f64;
4219 default:
4220 unreachable("unknown GLSL type");
4221 }
4222 }
4223
4224 static LLVMTypeRef
4225 glsl_to_llvm_type(struct ac_llvm_context *ac,
4226 const struct glsl_type *type)
4227 {
4228 if (glsl_type_is_scalar(type)) {
4229 return glsl_base_to_llvm_type(ac, glsl_get_base_type(type));
4230 }
4231
4232 if (glsl_type_is_vector(type)) {
4233 return LLVMVectorType(
4234 glsl_base_to_llvm_type(ac, glsl_get_base_type(type)),
4235 glsl_get_vector_elements(type));
4236 }
4237
4238 if (glsl_type_is_matrix(type)) {
4239 return LLVMArrayType(
4240 glsl_to_llvm_type(ac, glsl_get_column_type(type)),
4241 glsl_get_matrix_columns(type));
4242 }
4243
4244 if (glsl_type_is_array(type)) {
4245 return LLVMArrayType(
4246 glsl_to_llvm_type(ac, glsl_get_array_element(type)),
4247 glsl_get_length(type));
4248 }
4249
4250 assert(glsl_type_is_struct_or_ifc(type));
4251
4252 LLVMTypeRef member_types[glsl_get_length(type)];
4253
4254 for (unsigned i = 0; i < glsl_get_length(type); i++) {
4255 member_types[i] =
4256 glsl_to_llvm_type(ac,
4257 glsl_get_struct_field(type, i));
4258 }
4259
4260 return LLVMStructTypeInContext(ac->context, member_types,
4261 glsl_get_length(type), false);
4262 }
4263
4264 static void visit_deref(struct ac_nir_context *ctx,
4265 nir_deref_instr *instr)
4266 {
4267 if (instr->mode != nir_var_mem_shared &&
4268 instr->mode != nir_var_mem_global)
4269 return;
4270
4271 LLVMValueRef result = NULL;
4272 switch(instr->deref_type) {
4273 case nir_deref_type_var: {
4274 struct hash_entry *entry = _mesa_hash_table_search(ctx->vars, instr->var);
4275 result = entry->data;
4276 break;
4277 }
4278 case nir_deref_type_struct:
4279 if (instr->mode == nir_var_mem_global) {
4280 nir_deref_instr *parent = nir_deref_instr_parent(instr);
4281 uint64_t offset = glsl_get_struct_field_offset(parent->type,
4282 instr->strct.index);
4283 result = ac_build_gep_ptr(&ctx->ac, get_src(ctx, instr->parent),
4284 LLVMConstInt(ctx->ac.i32, offset, 0));
4285 } else {
4286 result = ac_build_gep0(&ctx->ac, get_src(ctx, instr->parent),
4287 LLVMConstInt(ctx->ac.i32, instr->strct.index, 0));
4288 }
4289 break;
4290 case nir_deref_type_array:
4291 if (instr->mode == nir_var_mem_global) {
4292 nir_deref_instr *parent = nir_deref_instr_parent(instr);
4293 unsigned stride = glsl_get_explicit_stride(parent->type);
4294
4295 if ((glsl_type_is_matrix(parent->type) &&
4296 glsl_matrix_type_is_row_major(parent->type)) ||
4297 (glsl_type_is_vector(parent->type) && stride == 0))
4298 stride = type_scalar_size_bytes(parent->type);
4299
4300 assert(stride > 0);
4301 LLVMValueRef index = get_src(ctx, instr->arr.index);
4302 if (LLVMTypeOf(index) != ctx->ac.i64)
4303 index = LLVMBuildZExt(ctx->ac.builder, index, ctx->ac.i64, "");
4304
4305 LLVMValueRef offset = LLVMBuildMul(ctx->ac.builder, index, LLVMConstInt(ctx->ac.i64, stride, 0), "");
4306
4307 result = ac_build_gep_ptr(&ctx->ac, get_src(ctx, instr->parent), offset);
4308 } else {
4309 result = ac_build_gep0(&ctx->ac, get_src(ctx, instr->parent),
4310 get_src(ctx, instr->arr.index));
4311 }
4312 break;
4313 case nir_deref_type_ptr_as_array:
4314 if (instr->mode == nir_var_mem_global) {
4315 unsigned stride = nir_deref_instr_ptr_as_array_stride(instr);
4316
4317 LLVMValueRef index = get_src(ctx, instr->arr.index);
4318 if (LLVMTypeOf(index) != ctx->ac.i64)
4319 index = LLVMBuildZExt(ctx->ac.builder, index, ctx->ac.i64, "");
4320
4321 LLVMValueRef offset = LLVMBuildMul(ctx->ac.builder, index, LLVMConstInt(ctx->ac.i64, stride, 0), "");
4322
4323 result = ac_build_gep_ptr(&ctx->ac, get_src(ctx, instr->parent), offset);
4324 } else {
4325 result = ac_build_gep_ptr(&ctx->ac, get_src(ctx, instr->parent),
4326 get_src(ctx, instr->arr.index));
4327 }
4328 break;
4329 case nir_deref_type_cast: {
4330 result = get_src(ctx, instr->parent);
4331
4332 /* We can't use the structs from LLVM because the shader
4333 * specifies its own offsets. */
4334 LLVMTypeRef pointee_type = ctx->ac.i8;
4335 if (instr->mode == nir_var_mem_shared)
4336 pointee_type = glsl_to_llvm_type(&ctx->ac, instr->type);
4337
4338 unsigned address_space;
4339
4340 switch(instr->mode) {
4341 case nir_var_mem_shared:
4342 address_space = AC_ADDR_SPACE_LDS;
4343 break;
4344 case nir_var_mem_global:
4345 address_space = AC_ADDR_SPACE_GLOBAL;
4346 break;
4347 default:
4348 unreachable("Unhandled address space");
4349 }
4350
4351 LLVMTypeRef type = LLVMPointerType(pointee_type, address_space);
4352
4353 if (LLVMTypeOf(result) != type) {
4354 if (LLVMGetTypeKind(LLVMTypeOf(result)) == LLVMVectorTypeKind) {
4355 result = LLVMBuildBitCast(ctx->ac.builder, result,
4356 type, "");
4357 } else {
4358 result = LLVMBuildIntToPtr(ctx->ac.builder, result,
4359 type, "");
4360 }
4361 }
4362 break;
4363 }
4364 default:
4365 unreachable("Unhandled deref_instr deref type");
4366 }
4367
4368 ctx->ssa_defs[instr->dest.ssa.index] = result;
4369 }
4370
4371 static void visit_cf_list(struct ac_nir_context *ctx,
4372 struct exec_list *list);
4373
4374 static void visit_block(struct ac_nir_context *ctx, nir_block *block)
4375 {
4376 nir_foreach_instr(instr, block)
4377 {
4378 switch (instr->type) {
4379 case nir_instr_type_alu:
4380 visit_alu(ctx, nir_instr_as_alu(instr));
4381 break;
4382 case nir_instr_type_load_const:
4383 visit_load_const(ctx, nir_instr_as_load_const(instr));
4384 break;
4385 case nir_instr_type_intrinsic:
4386 visit_intrinsic(ctx, nir_instr_as_intrinsic(instr));
4387 break;
4388 case nir_instr_type_tex:
4389 visit_tex(ctx, nir_instr_as_tex(instr));
4390 break;
4391 case nir_instr_type_phi:
4392 visit_phi(ctx, nir_instr_as_phi(instr));
4393 break;
4394 case nir_instr_type_ssa_undef:
4395 visit_ssa_undef(ctx, nir_instr_as_ssa_undef(instr));
4396 break;
4397 case nir_instr_type_jump:
4398 visit_jump(&ctx->ac, nir_instr_as_jump(instr));
4399 break;
4400 case nir_instr_type_deref:
4401 visit_deref(ctx, nir_instr_as_deref(instr));
4402 break;
4403 default:
4404 fprintf(stderr, "Unknown NIR instr type: ");
4405 nir_print_instr(instr, stderr);
4406 fprintf(stderr, "\n");
4407 abort();
4408 }
4409 }
4410
4411 _mesa_hash_table_insert(ctx->defs, block,
4412 LLVMGetInsertBlock(ctx->ac.builder));
4413 }
4414
4415 static void visit_if(struct ac_nir_context *ctx, nir_if *if_stmt)
4416 {
4417 LLVMValueRef value = get_src(ctx, if_stmt->condition);
4418
4419 nir_block *then_block =
4420 (nir_block *) exec_list_get_head(&if_stmt->then_list);
4421
4422 ac_build_uif(&ctx->ac, value, then_block->index);
4423
4424 visit_cf_list(ctx, &if_stmt->then_list);
4425
4426 if (!exec_list_is_empty(&if_stmt->else_list)) {
4427 nir_block *else_block =
4428 (nir_block *) exec_list_get_head(&if_stmt->else_list);
4429
4430 ac_build_else(&ctx->ac, else_block->index);
4431 visit_cf_list(ctx, &if_stmt->else_list);
4432 }
4433
4434 ac_build_endif(&ctx->ac, then_block->index);
4435 }
4436
4437 static void visit_loop(struct ac_nir_context *ctx, nir_loop *loop)
4438 {
4439 nir_block *first_loop_block =
4440 (nir_block *) exec_list_get_head(&loop->body);
4441
4442 ac_build_bgnloop(&ctx->ac, first_loop_block->index);
4443
4444 visit_cf_list(ctx, &loop->body);
4445
4446 ac_build_endloop(&ctx->ac, first_loop_block->index);
4447 }
4448
4449 static void visit_cf_list(struct ac_nir_context *ctx,
4450 struct exec_list *list)
4451 {
4452 foreach_list_typed(nir_cf_node, node, node, list)
4453 {
4454 switch (node->type) {
4455 case nir_cf_node_block:
4456 visit_block(ctx, nir_cf_node_as_block(node));
4457 break;
4458
4459 case nir_cf_node_if:
4460 visit_if(ctx, nir_cf_node_as_if(node));
4461 break;
4462
4463 case nir_cf_node_loop:
4464 visit_loop(ctx, nir_cf_node_as_loop(node));
4465 break;
4466
4467 default:
4468 assert(0);
4469 }
4470 }
4471 }
4472
4473 void
4474 ac_handle_shader_output_decl(struct ac_llvm_context *ctx,
4475 struct ac_shader_abi *abi,
4476 struct nir_shader *nir,
4477 struct nir_variable *variable,
4478 gl_shader_stage stage)
4479 {
4480 unsigned output_loc = variable->data.driver_location / 4;
4481 unsigned attrib_count = glsl_count_attribute_slots(variable->type, false);
4482
4483 /* tess ctrl has it's own load/store paths for outputs */
4484 if (stage == MESA_SHADER_TESS_CTRL)
4485 return;
4486
4487 if (stage == MESA_SHADER_VERTEX ||
4488 stage == MESA_SHADER_TESS_EVAL ||
4489 stage == MESA_SHADER_GEOMETRY) {
4490 int idx = variable->data.location + variable->data.index;
4491 if (idx == VARYING_SLOT_CLIP_DIST0) {
4492 int length = nir->info.clip_distance_array_size +
4493 nir->info.cull_distance_array_size;
4494
4495 if (length > 4)
4496 attrib_count = 2;
4497 else
4498 attrib_count = 1;
4499 }
4500 }
4501
4502 bool is_16bit = glsl_type_is_16bit(glsl_without_array(variable->type));
4503 LLVMTypeRef type = is_16bit ? ctx->f16 : ctx->f32;
4504 for (unsigned i = 0; i < attrib_count; ++i) {
4505 for (unsigned chan = 0; chan < 4; chan++) {
4506 abi->outputs[ac_llvm_reg_index_soa(output_loc + i, chan)] =
4507 ac_build_alloca_undef(ctx, type, "");
4508 }
4509 }
4510 }
4511
4512 static void
4513 setup_locals(struct ac_nir_context *ctx,
4514 struct nir_function *func)
4515 {
4516 int i, j;
4517 ctx->num_locals = 0;
4518 nir_foreach_variable(variable, &func->impl->locals) {
4519 unsigned attrib_count = glsl_count_attribute_slots(variable->type, false);
4520 variable->data.driver_location = ctx->num_locals * 4;
4521 variable->data.location_frac = 0;
4522 ctx->num_locals += attrib_count;
4523 }
4524 ctx->locals = malloc(4 * ctx->num_locals * sizeof(LLVMValueRef));
4525 if (!ctx->locals)
4526 return;
4527
4528 for (i = 0; i < ctx->num_locals; i++) {
4529 for (j = 0; j < 4; j++) {
4530 ctx->locals[i * 4 + j] =
4531 ac_build_alloca_undef(&ctx->ac, ctx->ac.f32, "temp");
4532 }
4533 }
4534 }
4535
4536 static void
4537 setup_scratch(struct ac_nir_context *ctx,
4538 struct nir_shader *shader)
4539 {
4540 if (shader->scratch_size == 0)
4541 return;
4542
4543 ctx->scratch = ac_build_alloca_undef(&ctx->ac,
4544 LLVMArrayType(ctx->ac.i8, shader->scratch_size),
4545 "scratch");
4546 }
4547
4548 static void
4549 setup_shared(struct ac_nir_context *ctx,
4550 struct nir_shader *nir)
4551 {
4552 nir_foreach_variable(variable, &nir->shared) {
4553 LLVMValueRef shared =
4554 LLVMAddGlobalInAddressSpace(
4555 ctx->ac.module, glsl_to_llvm_type(&ctx->ac, variable->type),
4556 variable->name ? variable->name : "",
4557 AC_ADDR_SPACE_LDS);
4558 _mesa_hash_table_insert(ctx->vars, variable, shared);
4559 }
4560 }
4561
4562 void ac_nir_translate(struct ac_llvm_context *ac, struct ac_shader_abi *abi,
4563 struct nir_shader *nir)
4564 {
4565 struct ac_nir_context ctx = {};
4566 struct nir_function *func;
4567
4568 ctx.ac = *ac;
4569 ctx.abi = abi;
4570
4571 ctx.stage = nir->info.stage;
4572 ctx.info = &nir->info;
4573
4574 ctx.main_function = LLVMGetBasicBlockParent(LLVMGetInsertBlock(ctx.ac.builder));
4575
4576 nir_foreach_variable(variable, &nir->outputs)
4577 ac_handle_shader_output_decl(&ctx.ac, ctx.abi, nir, variable,
4578 ctx.stage);
4579
4580 ctx.defs = _mesa_hash_table_create(NULL, _mesa_hash_pointer,
4581 _mesa_key_pointer_equal);
4582 ctx.phis = _mesa_hash_table_create(NULL, _mesa_hash_pointer,
4583 _mesa_key_pointer_equal);
4584 ctx.vars = _mesa_hash_table_create(NULL, _mesa_hash_pointer,
4585 _mesa_key_pointer_equal);
4586
4587 func = (struct nir_function *)exec_list_get_head(&nir->functions);
4588
4589 nir_index_ssa_defs(func->impl);
4590 ctx.ssa_defs = calloc(func->impl->ssa_alloc, sizeof(LLVMValueRef));
4591
4592 setup_locals(&ctx, func);
4593 setup_scratch(&ctx, nir);
4594
4595 if (gl_shader_stage_is_compute(nir->info.stage))
4596 setup_shared(&ctx, nir);
4597
4598 visit_cf_list(&ctx, &func->impl->body);
4599 phi_post_pass(&ctx);
4600
4601 if (!gl_shader_stage_is_compute(nir->info.stage))
4602 ctx.abi->emit_outputs(ctx.abi, AC_LLVM_MAX_OUTPUTS,
4603 ctx.abi->outputs);
4604
4605 free(ctx.locals);
4606 free(ctx.ssa_defs);
4607 ralloc_free(ctx.defs);
4608 ralloc_free(ctx.phis);
4609 ralloc_free(ctx.vars);
4610 }
4611
4612 void
4613 ac_lower_indirect_derefs(struct nir_shader *nir, enum chip_class chip_class)
4614 {
4615 /* Lower large variables to scratch first so that we won't bloat the
4616 * shader by generating large if ladders for them. We later lower
4617 * scratch to alloca's, assuming LLVM won't generate VGPR indexing.
4618 */
4619 NIR_PASS_V(nir, nir_lower_vars_to_scratch,
4620 nir_var_function_temp,
4621 256,
4622 glsl_get_natural_size_align_bytes);
4623
4624 /* While it would be nice not to have this flag, we are constrained
4625 * by the reality that LLVM 9.0 has buggy VGPR indexing on GFX9.
4626 */
4627 bool llvm_has_working_vgpr_indexing = chip_class != GFX9;
4628
4629 /* TODO: Indirect indexing of GS inputs is unimplemented.
4630 *
4631 * TCS and TES load inputs directly from LDS or offchip memory, so
4632 * indirect indexing is trivial.
4633 */
4634 nir_variable_mode indirect_mask = 0;
4635 if (nir->info.stage == MESA_SHADER_GEOMETRY ||
4636 (nir->info.stage != MESA_SHADER_TESS_CTRL &&
4637 nir->info.stage != MESA_SHADER_TESS_EVAL &&
4638 !llvm_has_working_vgpr_indexing)) {
4639 indirect_mask |= nir_var_shader_in;
4640 }
4641 if (!llvm_has_working_vgpr_indexing &&
4642 nir->info.stage != MESA_SHADER_TESS_CTRL)
4643 indirect_mask |= nir_var_shader_out;
4644
4645 /* TODO: We shouldn't need to do this, however LLVM isn't currently
4646 * smart enough to handle indirects without causing excess spilling
4647 * causing the gpu to hang.
4648 *
4649 * See the following thread for more details of the problem:
4650 * https://lists.freedesktop.org/archives/mesa-dev/2017-July/162106.html
4651 */
4652 indirect_mask |= nir_var_function_temp;
4653
4654 nir_lower_indirect_derefs(nir, indirect_mask);
4655 }
4656
4657 static unsigned
4658 get_inst_tessfactor_writemask(nir_intrinsic_instr *intrin)
4659 {
4660 if (intrin->intrinsic != nir_intrinsic_store_deref)
4661 return 0;
4662
4663 nir_variable *var =
4664 nir_deref_instr_get_variable(nir_src_as_deref(intrin->src[0]));
4665
4666 if (var->data.mode != nir_var_shader_out)
4667 return 0;
4668
4669 unsigned writemask = 0;
4670 const int location = var->data.location;
4671 unsigned first_component = var->data.location_frac;
4672 unsigned num_comps = intrin->dest.ssa.num_components;
4673
4674 if (location == VARYING_SLOT_TESS_LEVEL_INNER)
4675 writemask = ((1 << (num_comps + 1)) - 1) << first_component;
4676 else if (location == VARYING_SLOT_TESS_LEVEL_OUTER)
4677 writemask = (((1 << (num_comps + 1)) - 1) << first_component) << 4;
4678
4679 return writemask;
4680 }
4681
4682 static void
4683 scan_tess_ctrl(nir_cf_node *cf_node, unsigned *upper_block_tf_writemask,
4684 unsigned *cond_block_tf_writemask,
4685 bool *tessfactors_are_def_in_all_invocs, bool is_nested_cf)
4686 {
4687 switch (cf_node->type) {
4688 case nir_cf_node_block: {
4689 nir_block *block = nir_cf_node_as_block(cf_node);
4690 nir_foreach_instr(instr, block) {
4691 if (instr->type != nir_instr_type_intrinsic)
4692 continue;
4693
4694 nir_intrinsic_instr *intrin = nir_instr_as_intrinsic(instr);
4695 if (intrin->intrinsic == nir_intrinsic_barrier) {
4696
4697 /* If we find a barrier in nested control flow put this in the
4698 * too hard basket. In GLSL this is not possible but it is in
4699 * SPIR-V.
4700 */
4701 if (is_nested_cf) {
4702 *tessfactors_are_def_in_all_invocs = false;
4703 return;
4704 }
4705
4706 /* The following case must be prevented:
4707 * gl_TessLevelInner = ...;
4708 * barrier();
4709 * if (gl_InvocationID == 1)
4710 * gl_TessLevelInner = ...;
4711 *
4712 * If you consider disjoint code segments separated by barriers, each
4713 * such segment that writes tess factor channels should write the same
4714 * channels in all codepaths within that segment.
4715 */
4716 if (upper_block_tf_writemask || cond_block_tf_writemask) {
4717 /* Accumulate the result: */
4718 *tessfactors_are_def_in_all_invocs &=
4719 !(*cond_block_tf_writemask & ~(*upper_block_tf_writemask));
4720
4721 /* Analyze the next code segment from scratch. */
4722 *upper_block_tf_writemask = 0;
4723 *cond_block_tf_writemask = 0;
4724 }
4725 } else
4726 *upper_block_tf_writemask |= get_inst_tessfactor_writemask(intrin);
4727 }
4728
4729 break;
4730 }
4731 case nir_cf_node_if: {
4732 unsigned then_tessfactor_writemask = 0;
4733 unsigned else_tessfactor_writemask = 0;
4734
4735 nir_if *if_stmt = nir_cf_node_as_if(cf_node);
4736 foreach_list_typed(nir_cf_node, nested_node, node, &if_stmt->then_list) {
4737 scan_tess_ctrl(nested_node, &then_tessfactor_writemask,
4738 cond_block_tf_writemask,
4739 tessfactors_are_def_in_all_invocs, true);
4740 }
4741
4742 foreach_list_typed(nir_cf_node, nested_node, node, &if_stmt->else_list) {
4743 scan_tess_ctrl(nested_node, &else_tessfactor_writemask,
4744 cond_block_tf_writemask,
4745 tessfactors_are_def_in_all_invocs, true);
4746 }
4747
4748 if (then_tessfactor_writemask || else_tessfactor_writemask) {
4749 /* If both statements write the same tess factor channels,
4750 * we can say that the upper block writes them too.
4751 */
4752 *upper_block_tf_writemask |= then_tessfactor_writemask &
4753 else_tessfactor_writemask;
4754 *cond_block_tf_writemask |= then_tessfactor_writemask |
4755 else_tessfactor_writemask;
4756 }
4757
4758 break;
4759 }
4760 case nir_cf_node_loop: {
4761 nir_loop *loop = nir_cf_node_as_loop(cf_node);
4762 foreach_list_typed(nir_cf_node, nested_node, node, &loop->body) {
4763 scan_tess_ctrl(nested_node, cond_block_tf_writemask,
4764 cond_block_tf_writemask,
4765 tessfactors_are_def_in_all_invocs, true);
4766 }
4767
4768 break;
4769 }
4770 default:
4771 unreachable("unknown cf node type");
4772 }
4773 }
4774
4775 bool
4776 ac_are_tessfactors_def_in_all_invocs(const struct nir_shader *nir)
4777 {
4778 assert(nir->info.stage == MESA_SHADER_TESS_CTRL);
4779
4780 /* The pass works as follows:
4781 * If all codepaths write tess factors, we can say that all
4782 * invocations define tess factors.
4783 *
4784 * Each tess factor channel is tracked separately.
4785 */
4786 unsigned main_block_tf_writemask = 0; /* if main block writes tess factors */
4787 unsigned cond_block_tf_writemask = 0; /* if cond block writes tess factors */
4788
4789 /* Initial value = true. Here the pass will accumulate results from
4790 * multiple segments surrounded by barriers. If tess factors aren't
4791 * written at all, it's a shader bug and we don't care if this will be
4792 * true.
4793 */
4794 bool tessfactors_are_def_in_all_invocs = true;
4795
4796 nir_foreach_function(function, nir) {
4797 if (function->impl) {
4798 foreach_list_typed(nir_cf_node, node, node, &function->impl->body) {
4799 scan_tess_ctrl(node, &main_block_tf_writemask,
4800 &cond_block_tf_writemask,
4801 &tessfactors_are_def_in_all_invocs,
4802 false);
4803 }
4804 }
4805 }
4806
4807 /* Accumulate the result for the last code segment separated by a
4808 * barrier.
4809 */
4810 if (main_block_tf_writemask || cond_block_tf_writemask) {
4811 tessfactors_are_def_in_all_invocs &=
4812 !(cond_block_tf_writemask & ~main_block_tf_writemask);
4813 }
4814
4815 return tessfactors_are_def_in_all_invocs;
4816 }