projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
amd/addrlib: update to the latest version for Vega12
[mesa.git] / src / amd / common / ac_surface.c
1 /*
2 * Copyright © 2011 Red Hat All Rights Reserved.
3 * Copyright © 2017 Advanced Micro Devices, Inc.
4 * All Rights Reserved.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining
7 * a copy of this software and associated documentation files (the
8 * "Software"), to deal in the Software without restriction, including
9 * without limitation the rights to use, copy, modify, merge, publish,
10 * distribute, sub license, and/or sell copies of the Software, and to
11 * permit persons to whom the Software is furnished to do so, subject to
12 * the following conditions:
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
15 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
16 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
17 * NON-INFRINGEMENT. IN NO EVENT SHALL THE COPYRIGHT HOLDERS, AUTHORS
18 * AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
20 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 *
23 * The above copyright notice and this permission notice (including the
24 * next paragraph) shall be included in all copies or substantial portions
25 * of the Software.
26 */
27
28 #include "ac_surface.h"
29 #include "amd_family.h"
30 #include "addrlib/amdgpu_asic_addr.h"
31 #include "ac_gpu_info.h"
32 #include "util/macros.h"
33 #include "util/u_atomic.h"
34 #include "util/u_math.h"
35
36 #include <errno.h>
37 #include <stdio.h>
38 #include <stdlib.h>
39 #include <amdgpu.h>
40 #include <amdgpu_drm.h>
41
42 #include "addrlib/addrinterface.h"
43
44 #ifndef CIASICIDGFXENGINE_SOUTHERNISLAND
45 #define CIASICIDGFXENGINE_SOUTHERNISLAND 0x0000000A
46 #endif
47
48 #ifndef CIASICIDGFXENGINE_ARCTICISLAND
49 #define CIASICIDGFXENGINE_ARCTICISLAND 0x0000000D
50 #endif
51
52 static unsigned get_first(unsigned x, unsigned y)
53 {
54 return x;
55 }
56
57 static void addrlib_family_rev_id(enum radeon_family family,
58 unsigned *addrlib_family,
59 unsigned *addrlib_revid)
60 {
61 switch (family) {
62 case CHIP_TAHITI:
63 *addrlib_family = FAMILY_SI;
64 *addrlib_revid = get_first(AMDGPU_TAHITI_RANGE);
65 break;
66 case CHIP_PITCAIRN:
67 *addrlib_family = FAMILY_SI;
68 *addrlib_revid = get_first(AMDGPU_PITCAIRN_RANGE);
69 break;
70 case CHIP_VERDE:
71 *addrlib_family = FAMILY_SI;
72 *addrlib_revid = get_first(AMDGPU_CAPEVERDE_RANGE);
73 break;
74 case CHIP_OLAND:
75 *addrlib_family = FAMILY_SI;
76 *addrlib_revid = get_first(AMDGPU_OLAND_RANGE);
77 break;
78 case CHIP_HAINAN:
79 *addrlib_family = FAMILY_SI;
80 *addrlib_revid = get_first(AMDGPU_HAINAN_RANGE);
81 break;
82 case CHIP_BONAIRE:
83 *addrlib_family = FAMILY_CI;
84 *addrlib_revid = get_first(AMDGPU_BONAIRE_RANGE);
85 break;
86 case CHIP_KAVERI:
87 *addrlib_family = FAMILY_KV;
88 *addrlib_revid = get_first(AMDGPU_SPECTRE_RANGE);
89 break;
90 case CHIP_KABINI:
91 *addrlib_family = FAMILY_KV;
92 *addrlib_revid = get_first(AMDGPU_KALINDI_RANGE);
93 break;
94 case CHIP_HAWAII:
95 *addrlib_family = FAMILY_CI;
96 *addrlib_revid = get_first(AMDGPU_HAWAII_RANGE);
97 break;
98 case CHIP_MULLINS:
99 *addrlib_family = FAMILY_KV;
100 *addrlib_revid = get_first(AMDGPU_GODAVARI_RANGE);
101 break;
102 case CHIP_TONGA:
103 *addrlib_family = FAMILY_VI;
104 *addrlib_revid = get_first(AMDGPU_TONGA_RANGE);
105 break;
106 case CHIP_ICELAND:
107 *addrlib_family = FAMILY_VI;
108 *addrlib_revid = get_first(AMDGPU_ICELAND_RANGE);
109 break;
110 case CHIP_CARRIZO:
111 *addrlib_family = FAMILY_CZ;
112 *addrlib_revid = get_first(AMDGPU_CARRIZO_RANGE);
113 break;
114 case CHIP_STONEY:
115 *addrlib_family = FAMILY_CZ;
116 *addrlib_revid = get_first(AMDGPU_STONEY_RANGE);
117 break;
118 case CHIP_FIJI:
119 *addrlib_family = FAMILY_VI;
120 *addrlib_revid = get_first(AMDGPU_FIJI_RANGE);
121 break;
122 case CHIP_POLARIS10:
123 *addrlib_family = FAMILY_VI;
124 *addrlib_revid = get_first(AMDGPU_POLARIS10_RANGE);
125 break;
126 case CHIP_POLARIS11:
127 *addrlib_family = FAMILY_VI;
128 *addrlib_revid = get_first(AMDGPU_POLARIS11_RANGE);
129 break;
130 case CHIP_POLARIS12:
131 *addrlib_family = FAMILY_VI;
132 *addrlib_revid = get_first(AMDGPU_POLARIS12_RANGE);
133 break;
134 case CHIP_VEGA10:
135 *addrlib_family = FAMILY_AI;
136 *addrlib_revid = get_first(AMDGPU_VEGA10_RANGE);
137 break;
138 case CHIP_RAVEN:
139 *addrlib_family = FAMILY_RV;
140 *addrlib_revid = get_first(AMDGPU_RAVEN_RANGE);
141 break;
142 default:
143 fprintf(stderr, "amdgpu: Unknown family.\n");
144 }
145 }
146
147 static void *ADDR_API allocSysMem(const ADDR_ALLOCSYSMEM_INPUT * pInput)
148 {
149 return malloc(pInput->sizeInBytes);
150 }
151
152 static ADDR_E_RETURNCODE ADDR_API freeSysMem(const ADDR_FREESYSMEM_INPUT * pInput)
153 {
154 free(pInput->pVirtAddr);
155 return ADDR_OK;
156 }
157
158 ADDR_HANDLE amdgpu_addr_create(const struct radeon_info *info,
159 const struct amdgpu_gpu_info *amdinfo,
160 uint64_t *max_alignment)
161 {
162 ADDR_CREATE_INPUT addrCreateInput = {0};
163 ADDR_CREATE_OUTPUT addrCreateOutput = {0};
164 ADDR_REGISTER_VALUE regValue = {0};
165 ADDR_CREATE_FLAGS createFlags = {{0}};
166 ADDR_GET_MAX_ALINGMENTS_OUTPUT addrGetMaxAlignmentsOutput = {0};
167 ADDR_E_RETURNCODE addrRet;
168
169 addrCreateInput.size = sizeof(ADDR_CREATE_INPUT);
170 addrCreateOutput.size = sizeof(ADDR_CREATE_OUTPUT);
171
172 regValue.gbAddrConfig = amdinfo->gb_addr_cfg;
173 createFlags.value = 0;
174
175 addrlib_family_rev_id(info->family, &addrCreateInput.chipFamily, &addrCreateInput.chipRevision);
176 if (addrCreateInput.chipFamily == FAMILY_UNKNOWN)
177 return NULL;
178
179 if (addrCreateInput.chipFamily >= FAMILY_AI) {
180 addrCreateInput.chipEngine = CIASICIDGFXENGINE_ARCTICISLAND;
181 regValue.blockVarSizeLog2 = 0;
182 } else {
183 regValue.noOfBanks = amdinfo->mc_arb_ramcfg & 0x3;
184 regValue.noOfRanks = (amdinfo->mc_arb_ramcfg & 0x4) >> 2;
185
186 regValue.backendDisables = amdinfo->enabled_rb_pipes_mask;
187 regValue.pTileConfig = amdinfo->gb_tile_mode;
188 regValue.noOfEntries = ARRAY_SIZE(amdinfo->gb_tile_mode);
189 if (addrCreateInput.chipFamily == FAMILY_SI) {
190 regValue.pMacroTileConfig = NULL;
191 regValue.noOfMacroEntries = 0;
192 } else {
193 regValue.pMacroTileConfig = amdinfo->gb_macro_tile_mode;
194 regValue.noOfMacroEntries = ARRAY_SIZE(amdinfo->gb_macro_tile_mode);
195 }
196
197 createFlags.useTileIndex = 1;
198 createFlags.useHtileSliceAlign = 1;
199
200 addrCreateInput.chipEngine = CIASICIDGFXENGINE_SOUTHERNISLAND;
201 }
202
203 addrCreateInput.callbacks.allocSysMem = allocSysMem;
204 addrCreateInput.callbacks.freeSysMem = freeSysMem;
205 addrCreateInput.callbacks.debugPrint = 0;
206 addrCreateInput.createFlags = createFlags;
207 addrCreateInput.regValue = regValue;
208
209 addrRet = AddrCreate(&addrCreateInput, &addrCreateOutput);
210 if (addrRet != ADDR_OK)
211 return NULL;
212
213 if (max_alignment) {
214 addrRet = AddrGetMaxAlignments(addrCreateOutput.hLib, &addrGetMaxAlignmentsOutput);
215 if (addrRet == ADDR_OK){
216 *max_alignment = addrGetMaxAlignmentsOutput.baseAlign;
217 }
218 }
219 return addrCreateOutput.hLib;
220 }
221
222 static int surf_config_sanity(const struct ac_surf_config *config)
223 {
224 /* all dimension must be at least 1 ! */
225 if (!config->info.width || !config->info.height || !config->info.depth ||
226 !config->info.array_size || !config->info.levels)
227 return -EINVAL;
228
229 switch (config->info.samples) {
230 case 0:
231 case 1:
232 case 2:
233 case 4:
234 case 8:
235 break;
236 default:
237 return -EINVAL;
238 }
239
240 if (config->is_3d && config->info.array_size > 1)
241 return -EINVAL;
242 if (config->is_cube && config->info.depth > 1)
243 return -EINVAL;
244
245 return 0;
246 }
247
248 static int gfx6_compute_level(ADDR_HANDLE addrlib,
249 const struct ac_surf_config *config,
250 struct radeon_surf *surf, bool is_stencil,
251 unsigned level, bool compressed,
252 ADDR_COMPUTE_SURFACE_INFO_INPUT *AddrSurfInfoIn,
253 ADDR_COMPUTE_SURFACE_INFO_OUTPUT *AddrSurfInfoOut,
254 ADDR_COMPUTE_DCCINFO_INPUT *AddrDccIn,
255 ADDR_COMPUTE_DCCINFO_OUTPUT *AddrDccOut,
256 ADDR_COMPUTE_HTILE_INFO_INPUT *AddrHtileIn,
257 ADDR_COMPUTE_HTILE_INFO_OUTPUT *AddrHtileOut)
258 {
259 struct legacy_surf_level *surf_level;
260 ADDR_E_RETURNCODE ret;
261
262 AddrSurfInfoIn->mipLevel = level;
263 AddrSurfInfoIn->width = u_minify(config->info.width, level);
264 AddrSurfInfoIn->height = u_minify(config->info.height, level);
265
266 /* Make GFX6 linear surfaces compatible with GFX9 for hybrid graphics,
267 * because GFX9 needs linear alignment of 256 bytes.
268 */
269 if (config->info.levels == 1 &&
270 AddrSurfInfoIn->tileMode == ADDR_TM_LINEAR_ALIGNED &&
271 AddrSurfInfoIn->bpp) {
272 unsigned alignment = 256 / (AddrSurfInfoIn->bpp / 8);
273
274 assert(util_is_power_of_two(AddrSurfInfoIn->bpp));
275 AddrSurfInfoIn->width = align(AddrSurfInfoIn->width, alignment);
276 }
277
278 if (config->is_3d)
279 AddrSurfInfoIn->numSlices = u_minify(config->info.depth, level);
280 else if (config->is_cube)
281 AddrSurfInfoIn->numSlices = 6;
282 else
283 AddrSurfInfoIn->numSlices = config->info.array_size;
284
285 if (level > 0) {
286 /* Set the base level pitch. This is needed for calculation
287 * of non-zero levels. */
288 if (is_stencil)
289 AddrSurfInfoIn->basePitch = surf->u.legacy.stencil_level[0].nblk_x;
290 else
291 AddrSurfInfoIn->basePitch = surf->u.legacy.level[0].nblk_x;
292
293 /* Convert blocks to pixels for compressed formats. */
294 if (compressed)
295 AddrSurfInfoIn->basePitch *= surf->blk_w;
296 }
297
298 ret = AddrComputeSurfaceInfo(addrlib,
299 AddrSurfInfoIn,
300 AddrSurfInfoOut);
301 if (ret != ADDR_OK) {
302 return ret;
303 }
304
305 surf_level = is_stencil ? &surf->u.legacy.stencil_level[level] : &surf->u.legacy.level[level];
306 surf_level->offset = align64(surf->surf_size, AddrSurfInfoOut->baseAlign);
307 surf_level->slice_size_dw = AddrSurfInfoOut->sliceSize / 4;
308 surf_level->nblk_x = AddrSurfInfoOut->pitch;
309 surf_level->nblk_y = AddrSurfInfoOut->height;
310
311 switch (AddrSurfInfoOut->tileMode) {
312 case ADDR_TM_LINEAR_ALIGNED:
313 surf_level->mode = RADEON_SURF_MODE_LINEAR_ALIGNED;
314 break;
315 case ADDR_TM_1D_TILED_THIN1:
316 surf_level->mode = RADEON_SURF_MODE_1D;
317 break;
318 case ADDR_TM_2D_TILED_THIN1:
319 surf_level->mode = RADEON_SURF_MODE_2D;
320 break;
321 default:
322 assert(0);
323 }
324
325 if (is_stencil)
326 surf->u.legacy.stencil_tiling_index[level] = AddrSurfInfoOut->tileIndex;
327 else
328 surf->u.legacy.tiling_index[level] = AddrSurfInfoOut->tileIndex;
329
330 surf->surf_size = surf_level->offset + AddrSurfInfoOut->surfSize;
331
332 /* Clear DCC fields at the beginning. */
333 surf_level->dcc_offset = 0;
334
335 /* The previous level's flag tells us if we can use DCC for this level. */
336 if (AddrSurfInfoIn->flags.dccCompatible &&
337 (level == 0 || AddrDccOut->subLvlCompressible)) {
338 AddrDccIn->colorSurfSize = AddrSurfInfoOut->surfSize;
339 AddrDccIn->tileMode = AddrSurfInfoOut->tileMode;
340 AddrDccIn->tileInfo = *AddrSurfInfoOut->pTileInfo;
341 AddrDccIn->tileIndex = AddrSurfInfoOut->tileIndex;
342 AddrDccIn->macroModeIndex = AddrSurfInfoOut->macroModeIndex;
343
344 ret = AddrComputeDccInfo(addrlib,
345 AddrDccIn,
346 AddrDccOut);
347
348 if (ret == ADDR_OK) {
349 surf_level->dcc_offset = surf->dcc_size;
350 surf_level->dcc_fast_clear_size = AddrDccOut->dccFastClearSize;
351 surf->num_dcc_levels = level + 1;
352 surf->dcc_size = surf_level->dcc_offset + AddrDccOut->dccRamSize;
353 surf->dcc_alignment = MAX2(surf->dcc_alignment, AddrDccOut->dccRamBaseAlign);
354 }
355 }
356
357 /* TC-compatible HTILE. */
358 if (!is_stencil &&
359 AddrSurfInfoIn->flags.depth &&
360 surf_level->mode == RADEON_SURF_MODE_2D &&
361 level == 0) {
362 AddrHtileIn->flags.tcCompatible = AddrSurfInfoIn->flags.tcCompatible;
363 AddrHtileIn->pitch = AddrSurfInfoOut->pitch;
364 AddrHtileIn->height = AddrSurfInfoOut->height;
365 AddrHtileIn->numSlices = AddrSurfInfoOut->depth;
366 AddrHtileIn->blockWidth = ADDR_HTILE_BLOCKSIZE_8;
367 AddrHtileIn->blockHeight = ADDR_HTILE_BLOCKSIZE_8;
368 AddrHtileIn->pTileInfo = AddrSurfInfoOut->pTileInfo;
369 AddrHtileIn->tileIndex = AddrSurfInfoOut->tileIndex;
370 AddrHtileIn->macroModeIndex = AddrSurfInfoOut->macroModeIndex;
371
372 ret = AddrComputeHtileInfo(addrlib,
373 AddrHtileIn,
374 AddrHtileOut);
375
376 if (ret == ADDR_OK) {
377 surf->htile_size = AddrHtileOut->htileBytes;
378 surf->htile_slice_size = AddrHtileOut->sliceSize;
379 surf->htile_alignment = AddrHtileOut->baseAlign;
380 }
381 }
382
383 return 0;
384 }
385
386 #define G_009910_MICRO_TILE_MODE(x) (((x) >> 0) & 0x03)
387 #define G_009910_MICRO_TILE_MODE_NEW(x) (((x) >> 22) & 0x07)
388
389 static void gfx6_set_micro_tile_mode(struct radeon_surf *surf,
390 const struct radeon_info *info)
391 {
392 uint32_t tile_mode = info->si_tile_mode_array[surf->u.legacy.tiling_index[0]];
393
394 if (info->chip_class >= CIK)
395 surf->micro_tile_mode = G_009910_MICRO_TILE_MODE_NEW(tile_mode);
396 else
397 surf->micro_tile_mode = G_009910_MICRO_TILE_MODE(tile_mode);
398 }
399
400 static unsigned cik_get_macro_tile_index(struct radeon_surf *surf)
401 {
402 unsigned index, tileb;
403
404 tileb = 8 * 8 * surf->bpe;
405 tileb = MIN2(surf->u.legacy.tile_split, tileb);
406
407 for (index = 0; tileb > 64; index++)
408 tileb >>= 1;
409
410 assert(index < 16);
411 return index;
412 }
413
414 /**
415 * This must be called after the first level is computed.
416 *
417 * Copy surface-global settings like pipe/bank config from level 0 surface
418 * computation, and compute tile swizzle.
419 */
420 static int gfx6_surface_settings(ADDR_HANDLE addrlib,
421 const struct radeon_info *info,
422 const struct ac_surf_config *config,
423 ADDR_COMPUTE_SURFACE_INFO_OUTPUT* csio,
424 struct radeon_surf *surf)
425 {
426 surf->surf_alignment = csio->baseAlign;
427 surf->u.legacy.pipe_config = csio->pTileInfo->pipeConfig - 1;
428 gfx6_set_micro_tile_mode(surf, info);
429
430 /* For 2D modes only. */
431 if (csio->tileMode >= ADDR_TM_2D_TILED_THIN1) {
432 surf->u.legacy.bankw = csio->pTileInfo->bankWidth;
433 surf->u.legacy.bankh = csio->pTileInfo->bankHeight;
434 surf->u.legacy.mtilea = csio->pTileInfo->macroAspectRatio;
435 surf->u.legacy.tile_split = csio->pTileInfo->tileSplitBytes;
436 surf->u.legacy.num_banks = csio->pTileInfo->banks;
437 surf->u.legacy.macro_tile_index = csio->macroModeIndex;
438 } else {
439 surf->u.legacy.macro_tile_index = 0;
440 }
441
442 /* Compute tile swizzle. */
443 /* TODO: fix tile swizzle with mipmapping for SI */
444 if ((info->chip_class >= CIK || config->info.levels == 1) &&
445 config->info.surf_index &&
446 surf->u.legacy.level[0].mode == RADEON_SURF_MODE_2D &&
447 !(surf->flags & (RADEON_SURF_Z_OR_SBUFFER | RADEON_SURF_SHAREABLE)) &&
448 (config->info.samples > 1 || !(surf->flags & RADEON_SURF_SCANOUT))) {
449 ADDR_COMPUTE_BASE_SWIZZLE_INPUT AddrBaseSwizzleIn = {0};
450 ADDR_COMPUTE_BASE_SWIZZLE_OUTPUT AddrBaseSwizzleOut = {0};
451
452 AddrBaseSwizzleIn.size = sizeof(ADDR_COMPUTE_BASE_SWIZZLE_INPUT);
453 AddrBaseSwizzleOut.size = sizeof(ADDR_COMPUTE_BASE_SWIZZLE_OUTPUT);
454
455 AddrBaseSwizzleIn.surfIndex = p_atomic_inc_return(config->info.surf_index) - 1;
456 AddrBaseSwizzleIn.tileIndex = csio->tileIndex;
457 AddrBaseSwizzleIn.macroModeIndex = csio->macroModeIndex;
458 AddrBaseSwizzleIn.pTileInfo = csio->pTileInfo;
459 AddrBaseSwizzleIn.tileMode = csio->tileMode;
460
461 int r = AddrComputeBaseSwizzle(addrlib, &AddrBaseSwizzleIn,
462 &AddrBaseSwizzleOut);
463 if (r != ADDR_OK)
464 return r;
465
466 assert(AddrBaseSwizzleOut.tileSwizzle <=
467 u_bit_consecutive(0, sizeof(surf->tile_swizzle) * 8));
468 surf->tile_swizzle = AddrBaseSwizzleOut.tileSwizzle;
469 }
470 return 0;
471 }
472
473 /**
474 * Fill in the tiling information in \p surf based on the given surface config.
475 *
476 * The following fields of \p surf must be initialized by the caller:
477 * blk_w, blk_h, bpe, flags.
478 */
479 static int gfx6_compute_surface(ADDR_HANDLE addrlib,
480 const struct radeon_info *info,
481 const struct ac_surf_config *config,
482 enum radeon_surf_mode mode,
483 struct radeon_surf *surf)
484 {
485 unsigned level;
486 bool compressed;
487 ADDR_COMPUTE_SURFACE_INFO_INPUT AddrSurfInfoIn = {0};
488 ADDR_COMPUTE_SURFACE_INFO_OUTPUT AddrSurfInfoOut = {0};
489 ADDR_COMPUTE_DCCINFO_INPUT AddrDccIn = {0};
490 ADDR_COMPUTE_DCCINFO_OUTPUT AddrDccOut = {0};
491 ADDR_COMPUTE_HTILE_INFO_INPUT AddrHtileIn = {0};
492 ADDR_COMPUTE_HTILE_INFO_OUTPUT AddrHtileOut = {0};
493 ADDR_TILEINFO AddrTileInfoIn = {0};
494 ADDR_TILEINFO AddrTileInfoOut = {0};
495 int r;
496
497 AddrSurfInfoIn.size = sizeof(ADDR_COMPUTE_SURFACE_INFO_INPUT);
498 AddrSurfInfoOut.size = sizeof(ADDR_COMPUTE_SURFACE_INFO_OUTPUT);
499 AddrDccIn.size = sizeof(ADDR_COMPUTE_DCCINFO_INPUT);
500 AddrDccOut.size = sizeof(ADDR_COMPUTE_DCCINFO_OUTPUT);
501 AddrHtileIn.size = sizeof(ADDR_COMPUTE_HTILE_INFO_INPUT);
502 AddrHtileOut.size = sizeof(ADDR_COMPUTE_HTILE_INFO_OUTPUT);
503 AddrSurfInfoOut.pTileInfo = &AddrTileInfoOut;
504
505 compressed = surf->blk_w == 4 && surf->blk_h == 4;
506
507 /* MSAA and FMASK require 2D tiling. */
508 if (config->info.samples > 1 ||
509 (surf->flags & RADEON_SURF_FMASK))
510 mode = RADEON_SURF_MODE_2D;
511
512 /* DB doesn't support linear layouts. */
513 if (surf->flags & (RADEON_SURF_Z_OR_SBUFFER) &&
514 mode < RADEON_SURF_MODE_1D)
515 mode = RADEON_SURF_MODE_1D;
516
517 /* Set the requested tiling mode. */
518 switch (mode) {
519 case RADEON_SURF_MODE_LINEAR_ALIGNED:
520 AddrSurfInfoIn.tileMode = ADDR_TM_LINEAR_ALIGNED;
521 break;
522 case RADEON_SURF_MODE_1D:
523 AddrSurfInfoIn.tileMode = ADDR_TM_1D_TILED_THIN1;
524 break;
525 case RADEON_SURF_MODE_2D:
526 AddrSurfInfoIn.tileMode = ADDR_TM_2D_TILED_THIN1;
527 break;
528 default:
529 assert(0);
530 }
531
532 /* The format must be set correctly for the allocation of compressed
533 * textures to work. In other cases, setting the bpp is sufficient.
534 */
535 if (compressed) {
536 switch (surf->bpe) {
537 case 8:
538 AddrSurfInfoIn.format = ADDR_FMT_BC1;
539 break;
540 case 16:
541 AddrSurfInfoIn.format = ADDR_FMT_BC3;
542 break;
543 default:
544 assert(0);
545 }
546 }
547 else {
548 AddrDccIn.bpp = AddrSurfInfoIn.bpp = surf->bpe * 8;
549 }
550
551 AddrDccIn.numSamples = AddrSurfInfoIn.numSamples =
552 config->info.samples ? config->info.samples : 1;
553 AddrSurfInfoIn.tileIndex = -1;
554
555 /* Set the micro tile type. */
556 if (surf->flags & RADEON_SURF_SCANOUT)
557 AddrSurfInfoIn.tileType = ADDR_DISPLAYABLE;
558 else if (surf->flags & (RADEON_SURF_Z_OR_SBUFFER | RADEON_SURF_FMASK))
559 AddrSurfInfoIn.tileType = ADDR_DEPTH_SAMPLE_ORDER;
560 else
561 AddrSurfInfoIn.tileType = ADDR_NON_DISPLAYABLE;
562
563 AddrSurfInfoIn.flags.color = !(surf->flags & RADEON_SURF_Z_OR_SBUFFER);
564 AddrSurfInfoIn.flags.depth = (surf->flags & RADEON_SURF_ZBUFFER) != 0;
565 AddrSurfInfoIn.flags.cube = config->is_cube;
566 AddrSurfInfoIn.flags.fmask = (surf->flags & RADEON_SURF_FMASK) != 0;
567 AddrSurfInfoIn.flags.display = (surf->flags & RADEON_SURF_SCANOUT) != 0;
568 AddrSurfInfoIn.flags.pow2Pad = config->info.levels > 1;
569 AddrSurfInfoIn.flags.tcCompatible = (surf->flags & RADEON_SURF_TC_COMPATIBLE_HTILE) != 0;
570
571 /* Only degrade the tile mode for space if TC-compatible HTILE hasn't been
572 * requested, because TC-compatible HTILE requires 2D tiling.
573 */
574 AddrSurfInfoIn.flags.opt4Space = !AddrSurfInfoIn.flags.tcCompatible &&
575 !AddrSurfInfoIn.flags.fmask &&
576 config->info.samples <= 1 &&
577 (surf->flags & RADEON_SURF_OPTIMIZE_FOR_SPACE);
578
579 /* DCC notes:
580 * - If we add MSAA support, keep in mind that CB can't decompress 8bpp
581 * with samples >= 4.
582 * - Mipmapped array textures have low performance (discovered by a closed
583 * driver team).
584 */
585 AddrSurfInfoIn.flags.dccCompatible =
586 info->chip_class >= VI &&
587 !(surf->flags & RADEON_SURF_Z_OR_SBUFFER) &&
588 !(surf->flags & RADEON_SURF_DISABLE_DCC) &&
589 !compressed &&
590 ((config->info.array_size == 1 && config->info.depth == 1) ||
591 config->info.levels == 1);
592
593 AddrSurfInfoIn.flags.noStencil = (surf->flags & RADEON_SURF_SBUFFER) == 0;
594 AddrSurfInfoIn.flags.compressZ = AddrSurfInfoIn.flags.depth;
595
596 /* On CI/VI, the DB uses the same pitch and tile mode (except tilesplit)
597 * for Z and stencil. This can cause a number of problems which we work
598 * around here:
599 *
600 * - a depth part that is incompatible with mipmapped texturing
601 * - at least on Stoney, entirely incompatible Z/S aspects (e.g.
602 * incorrect tiling applied to the stencil part, stencil buffer
603 * memory accesses that go out of bounds) even without mipmapping
604 *
605 * Some piglit tests that are prone to different types of related
606 * failures:
607 * ./bin/ext_framebuffer_multisample-upsample 2 stencil
608 * ./bin/framebuffer-blit-levels {draw,read} stencil
609 * ./bin/ext_framebuffer_multisample-unaligned-blit N {depth,stencil} {msaa,upsample,downsample}
610 * ./bin/fbo-depth-array fs-writes-{depth,stencil} / {depth,stencil}-{clear,layered-clear,draw}
611 * ./bin/depthstencil-render-miplevels 1024 d=s=z24_s8
612 */
613 int stencil_tile_idx = -1;
614
615 if (AddrSurfInfoIn.flags.depth && !AddrSurfInfoIn.flags.noStencil &&
616 (config->info.levels > 1 || info->family == CHIP_STONEY)) {
617 /* Compute stencilTileIdx that is compatible with the (depth)
618 * tileIdx. This degrades the depth surface if necessary to
619 * ensure that a matching stencilTileIdx exists. */
620 AddrSurfInfoIn.flags.matchStencilTileCfg = 1;
621
622 /* Keep the depth mip-tail compatible with texturing. */
623 AddrSurfInfoIn.flags.noStencil = 1;
624 }
625
626 /* Set preferred macrotile parameters. This is usually required
627 * for shared resources. This is for 2D tiling only. */
628 if (AddrSurfInfoIn.tileMode >= ADDR_TM_2D_TILED_THIN1 &&
629 surf->u.legacy.bankw && surf->u.legacy.bankh &&
630 surf->u.legacy.mtilea && surf->u.legacy.tile_split) {
631 assert(!(surf->flags & RADEON_SURF_FMASK));
632
633 /* If any of these parameters are incorrect, the calculation
634 * will fail. */
635 AddrTileInfoIn.banks = surf->u.legacy.num_banks;
636 AddrTileInfoIn.bankWidth = surf->u.legacy.bankw;
637 AddrTileInfoIn.bankHeight = surf->u.legacy.bankh;
638 AddrTileInfoIn.macroAspectRatio = surf->u.legacy.mtilea;
639 AddrTileInfoIn.tileSplitBytes = surf->u.legacy.tile_split;
640 AddrTileInfoIn.pipeConfig = surf->u.legacy.pipe_config + 1; /* +1 compared to GB_TILE_MODE */
641 AddrSurfInfoIn.flags.opt4Space = 0;
642 AddrSurfInfoIn.pTileInfo = &AddrTileInfoIn;
643
644 /* If AddrSurfInfoIn.pTileInfo is set, Addrlib doesn't set
645 * the tile index, because we are expected to know it if
646 * we know the other parameters.
647 *
648 * This is something that can easily be fixed in Addrlib.
649 * For now, just figure it out here.
650 * Note that only 2D_TILE_THIN1 is handled here.
651 */
652 assert(!(surf->flags & RADEON_SURF_Z_OR_SBUFFER));
653 assert(AddrSurfInfoIn.tileMode == ADDR_TM_2D_TILED_THIN1);
654
655 if (info->chip_class == SI) {
656 if (AddrSurfInfoIn.tileType == ADDR_DISPLAYABLE) {
657 if (surf->bpe == 2)
658 AddrSurfInfoIn.tileIndex = 11; /* 16bpp */
659 else
660 AddrSurfInfoIn.tileIndex = 12; /* 32bpp */
661 } else {
662 if (surf->bpe == 1)
663 AddrSurfInfoIn.tileIndex = 14; /* 8bpp */
664 else if (surf->bpe == 2)
665 AddrSurfInfoIn.tileIndex = 15; /* 16bpp */
666 else if (surf->bpe == 4)
667 AddrSurfInfoIn.tileIndex = 16; /* 32bpp */
668 else
669 AddrSurfInfoIn.tileIndex = 17; /* 64bpp (and 128bpp) */
670 }
671 } else {
672 /* CIK - VI */
673 if (AddrSurfInfoIn.tileType == ADDR_DISPLAYABLE)
674 AddrSurfInfoIn.tileIndex = 10; /* 2D displayable */
675 else
676 AddrSurfInfoIn.tileIndex = 14; /* 2D non-displayable */
677
678 /* Addrlib doesn't set this if tileIndex is forced like above. */
679 AddrSurfInfoOut.macroModeIndex = cik_get_macro_tile_index(surf);
680 }
681 }
682
683 surf->has_stencil = !!(surf->flags & RADEON_SURF_SBUFFER);
684 surf->num_dcc_levels = 0;
685 surf->surf_size = 0;
686 surf->dcc_size = 0;
687 surf->dcc_alignment = 1;
688 surf->htile_size = 0;
689 surf->htile_slice_size = 0;
690 surf->htile_alignment = 1;
691
692 const bool only_stencil = (surf->flags & RADEON_SURF_SBUFFER) &&
693 !(surf->flags & RADEON_SURF_ZBUFFER);
694
695 /* Calculate texture layout information. */
696 if (!only_stencil) {
697 for (level = 0; level < config->info.levels; level++) {
698 r = gfx6_compute_level(addrlib, config, surf, false, level, compressed,
699 &AddrSurfInfoIn, &AddrSurfInfoOut,
700 &AddrDccIn, &AddrDccOut, &AddrHtileIn, &AddrHtileOut);
701 if (r)
702 return r;
703
704 if (level > 0)
705 continue;
706
707 /* Check that we actually got a TC-compatible HTILE if
708 * we requested it (only for level 0, since we're not
709 * supporting HTILE on higher mip levels anyway). */
710 assert(AddrSurfInfoOut.tcCompatible ||
711 !AddrSurfInfoIn.flags.tcCompatible ||
712 AddrSurfInfoIn.flags.matchStencilTileCfg);
713
714 if (AddrSurfInfoIn.flags.matchStencilTileCfg) {
715 if (!AddrSurfInfoOut.tcCompatible) {
716 AddrSurfInfoIn.flags.tcCompatible = 0;
717 surf->flags &= ~RADEON_SURF_TC_COMPATIBLE_HTILE;
718 }
719
720 AddrSurfInfoIn.flags.matchStencilTileCfg = 0;
721 AddrSurfInfoIn.tileIndex = AddrSurfInfoOut.tileIndex;
722 stencil_tile_idx = AddrSurfInfoOut.stencilTileIdx;
723
724 assert(stencil_tile_idx >= 0);
725 }
726
727 r = gfx6_surface_settings(addrlib, info, config,
728 &AddrSurfInfoOut, surf);
729 if (r)
730 return r;
731 }
732 }
733
734 /* Calculate texture layout information for stencil. */
735 if (surf->flags & RADEON_SURF_SBUFFER) {
736 AddrSurfInfoIn.tileIndex = stencil_tile_idx;
737 AddrSurfInfoIn.bpp = 8;
738 AddrSurfInfoIn.flags.depth = 0;
739 AddrSurfInfoIn.flags.stencil = 1;
740 AddrSurfInfoIn.flags.tcCompatible = 0;
741 /* This will be ignored if AddrSurfInfoIn.pTileInfo is NULL. */
742 AddrTileInfoIn.tileSplitBytes = surf->u.legacy.stencil_tile_split;
743
744 for (level = 0; level < config->info.levels; level++) {
745 r = gfx6_compute_level(addrlib, config, surf, true, level, compressed,
746 &AddrSurfInfoIn, &AddrSurfInfoOut,
747 &AddrDccIn, &AddrDccOut,
748 NULL, NULL);
749 if (r)
750 return r;
751
752 /* DB uses the depth pitch for both stencil and depth. */
753 if (!only_stencil) {
754 if (surf->u.legacy.stencil_level[level].nblk_x !=
755 surf->u.legacy.level[level].nblk_x)
756 surf->u.legacy.stencil_adjusted = true;
757 } else {
758 surf->u.legacy.level[level].nblk_x =
759 surf->u.legacy.stencil_level[level].nblk_x;
760 }
761
762 if (level == 0) {
763 if (only_stencil) {
764 r = gfx6_surface_settings(addrlib, info, config,
765 &AddrSurfInfoOut, surf);
766 if (r)
767 return r;
768 }
769
770 /* For 2D modes only. */
771 if (AddrSurfInfoOut.tileMode >= ADDR_TM_2D_TILED_THIN1) {
772 surf->u.legacy.stencil_tile_split =
773 AddrSurfInfoOut.pTileInfo->tileSplitBytes;
774 }
775 }
776 }
777 }
778
779 /* Recalculate the whole DCC miptree size including disabled levels.
780 * This is what addrlib does, but calling addrlib would be a lot more
781 * complicated.
782 */
783 if (surf->dcc_size && config->info.levels > 1) {
784 /* The smallest miplevels that are never compressed by DCC
785 * still read the DCC buffer via TC if the base level uses DCC,
786 * and for some reason the DCC buffer needs to be larger if
787 * the miptree uses non-zero tile_swizzle. Otherwise there are
788 * VM faults.
789 *
790 * "dcc_alignment * 4" was determined by trial and error.
791 */
792 surf->dcc_size = align64(surf->surf_size >> 8,
793 surf->dcc_alignment * 4);
794 }
795
796 /* Make sure HTILE covers the whole miptree, because the shader reads
797 * TC-compatible HTILE even for levels where it's disabled by DB.
798 */
799 if (surf->htile_size && config->info.levels > 1)
800 surf->htile_size *= 2;
801
802 surf->is_linear = surf->u.legacy.level[0].mode == RADEON_SURF_MODE_LINEAR_ALIGNED;
803 surf->is_displayable = surf->is_linear ||
804 surf->micro_tile_mode == RADEON_MICRO_MODE_DISPLAY ||
805 surf->micro_tile_mode == RADEON_MICRO_MODE_ROTATED;
806 return 0;
807 }
808
809 /* This is only called when expecting a tiled layout. */
810 static int
811 gfx9_get_preferred_swizzle_mode(ADDR_HANDLE addrlib,
812 ADDR2_COMPUTE_SURFACE_INFO_INPUT *in,
813 bool is_fmask, AddrSwizzleMode *swizzle_mode)
814 {
815 ADDR_E_RETURNCODE ret;
816 ADDR2_GET_PREFERRED_SURF_SETTING_INPUT sin = {0};
817 ADDR2_GET_PREFERRED_SURF_SETTING_OUTPUT sout = {0};
818
819 sin.size = sizeof(ADDR2_GET_PREFERRED_SURF_SETTING_INPUT);
820 sout.size = sizeof(ADDR2_GET_PREFERRED_SURF_SETTING_OUTPUT);
821
822 sin.flags = in->flags;
823 sin.resourceType = in->resourceType;
824 sin.format = in->format;
825 sin.resourceLoction = ADDR_RSRC_LOC_INVIS;
826 /* TODO: We could allow some of these: */
827 sin.forbiddenBlock.micro = 1; /* don't allow the 256B swizzle modes */
828 sin.forbiddenBlock.var = 1; /* don't allow the variable-sized swizzle modes */
829 sin.forbiddenBlock.linear = 1; /* don't allow linear swizzle modes */
830 sin.bpp = in->bpp;
831 sin.width = in->width;
832 sin.height = in->height;
833 sin.numSlices = in->numSlices;
834 sin.numMipLevels = in->numMipLevels;
835 sin.numSamples = in->numSamples;
836 sin.numFrags = in->numFrags;
837
838 if (is_fmask) {
839 sin.flags.color = 0;
840 sin.flags.fmask = 1;
841 }
842
843 ret = Addr2GetPreferredSurfaceSetting(addrlib, &sin, &sout);
844 if (ret != ADDR_OK)
845 return ret;
846
847 *swizzle_mode = sout.swizzleMode;
848 return 0;
849 }
850
851 static int gfx9_compute_miptree(ADDR_HANDLE addrlib,
852 const struct ac_surf_config *config,
853 struct radeon_surf *surf, bool compressed,
854 ADDR2_COMPUTE_SURFACE_INFO_INPUT *in)
855 {
856 ADDR2_MIP_INFO mip_info[RADEON_SURF_MAX_LEVELS] = {};
857 ADDR2_COMPUTE_SURFACE_INFO_OUTPUT out = {0};
858 ADDR_E_RETURNCODE ret;
859
860 out.size = sizeof(ADDR2_COMPUTE_SURFACE_INFO_OUTPUT);
861 out.pMipInfo = mip_info;
862
863 ret = Addr2ComputeSurfaceInfo(addrlib, in, &out);
864 if (ret != ADDR_OK)
865 return ret;
866
867 if (in->flags.stencil) {
868 surf->u.gfx9.stencil.swizzle_mode = in->swizzleMode;
869 surf->u.gfx9.stencil.epitch = out.epitchIsHeight ? out.mipChainHeight - 1 :
870 out.mipChainPitch - 1;
871 surf->surf_alignment = MAX2(surf->surf_alignment, out.baseAlign);
872 surf->u.gfx9.stencil_offset = align(surf->surf_size, out.baseAlign);
873 surf->surf_size = surf->u.gfx9.stencil_offset + out.surfSize;
874 return 0;
875 }
876
877 surf->u.gfx9.surf.swizzle_mode = in->swizzleMode;
878 surf->u.gfx9.surf.epitch = out.epitchIsHeight ? out.mipChainHeight - 1 :
879 out.mipChainPitch - 1;
880
881 /* CMASK fast clear uses these even if FMASK isn't allocated.
882 * FMASK only supports the Z swizzle modes, whose numbers are multiples of 4.
883 */
884 surf->u.gfx9.fmask.swizzle_mode = surf->u.gfx9.surf.swizzle_mode & ~0x3;
885 surf->u.gfx9.fmask.epitch = surf->u.gfx9.surf.epitch;
886
887 surf->u.gfx9.surf_slice_size = out.sliceSize;
888 surf->u.gfx9.surf_pitch = out.pitch;
889 surf->u.gfx9.surf_height = out.height;
890 surf->surf_size = out.surfSize;
891 surf->surf_alignment = out.baseAlign;
892
893 if (in->swizzleMode == ADDR_SW_LINEAR) {
894 for (unsigned i = 0; i < in->numMipLevels; i++)
895 surf->u.gfx9.offset[i] = mip_info[i].offset;
896 }
897
898 if (in->flags.depth) {
899 assert(in->swizzleMode != ADDR_SW_LINEAR);
900
901 /* HTILE */
902 ADDR2_COMPUTE_HTILE_INFO_INPUT hin = {0};
903 ADDR2_COMPUTE_HTILE_INFO_OUTPUT hout = {0};
904
905 hin.size = sizeof(ADDR2_COMPUTE_HTILE_INFO_INPUT);
906 hout.size = sizeof(ADDR2_COMPUTE_HTILE_INFO_OUTPUT);
907
908 hin.hTileFlags.pipeAligned = 1;
909 hin.hTileFlags.rbAligned = 1;
910 hin.depthFlags = in->flags;
911 hin.swizzleMode = in->swizzleMode;
912 hin.unalignedWidth = in->width;
913 hin.unalignedHeight = in->height;
914 hin.numSlices = in->numSlices;
915 hin.numMipLevels = in->numMipLevels;
916
917 ret = Addr2ComputeHtileInfo(addrlib, &hin, &hout);
918 if (ret != ADDR_OK)
919 return ret;
920
921 surf->u.gfx9.htile.rb_aligned = hin.hTileFlags.rbAligned;
922 surf->u.gfx9.htile.pipe_aligned = hin.hTileFlags.pipeAligned;
923 surf->htile_size = hout.htileBytes;
924 surf->htile_slice_size = hout.sliceSize;
925 surf->htile_alignment = hout.baseAlign;
926 } else {
927 /* Compute tile swizzle for the color surface.
928 * All *_X and *_T modes can use the swizzle.
929 */
930 if (config->info.surf_index &&
931 in->swizzleMode >= ADDR_SW_64KB_Z_T &&
932 !out.mipChainInTail &&
933 !(surf->flags & RADEON_SURF_SHAREABLE) &&
934 (in->numSamples > 1 || !(surf->flags & RADEON_SURF_SCANOUT))) {
935 ADDR2_COMPUTE_PIPEBANKXOR_INPUT xin = {0};
936 ADDR2_COMPUTE_PIPEBANKXOR_OUTPUT xout = {0};
937
938 xin.size = sizeof(ADDR2_COMPUTE_PIPEBANKXOR_INPUT);
939 xout.size = sizeof(ADDR2_COMPUTE_PIPEBANKXOR_OUTPUT);
940
941 xin.surfIndex = p_atomic_inc_return(config->info.surf_index) - 1;
942 xin.flags = in->flags;
943 xin.swizzleMode = in->swizzleMode;
944 xin.resourceType = in->resourceType;
945 xin.format = in->format;
946 xin.numSamples = in->numSamples;
947 xin.numFrags = in->numFrags;
948
949 ret = Addr2ComputePipeBankXor(addrlib, &xin, &xout);
950 if (ret != ADDR_OK)
951 return ret;
952
953 assert(xout.pipeBankXor <=
954 u_bit_consecutive(0, sizeof(surf->tile_swizzle) * 8));
955 surf->tile_swizzle = xout.pipeBankXor;
956 }
957
958 /* DCC */
959 if (!(surf->flags & RADEON_SURF_DISABLE_DCC) &&
960 !compressed &&
961 in->swizzleMode != ADDR_SW_LINEAR) {
962 ADDR2_COMPUTE_DCCINFO_INPUT din = {0};
963 ADDR2_COMPUTE_DCCINFO_OUTPUT dout = {0};
964 ADDR2_META_MIP_INFO meta_mip_info[RADEON_SURF_MAX_LEVELS] = {};
965
966 din.size = sizeof(ADDR2_COMPUTE_DCCINFO_INPUT);
967 dout.size = sizeof(ADDR2_COMPUTE_DCCINFO_OUTPUT);
968 dout.pMipInfo = meta_mip_info;
969
970 din.dccKeyFlags.pipeAligned = 1;
971 din.dccKeyFlags.rbAligned = 1;
972 din.colorFlags = in->flags;
973 din.resourceType = in->resourceType;
974 din.swizzleMode = in->swizzleMode;
975 din.bpp = in->bpp;
976 din.unalignedWidth = in->width;
977 din.unalignedHeight = in->height;
978 din.numSlices = in->numSlices;
979 din.numFrags = in->numFrags;
980 din.numMipLevels = in->numMipLevels;
981 din.dataSurfaceSize = out.surfSize;
982
983 ret = Addr2ComputeDccInfo(addrlib, &din, &dout);
984 if (ret != ADDR_OK)
985 return ret;
986
987 surf->u.gfx9.dcc.rb_aligned = din.dccKeyFlags.rbAligned;
988 surf->u.gfx9.dcc.pipe_aligned = din.dccKeyFlags.pipeAligned;
989 surf->u.gfx9.dcc_pitch_max = dout.pitch - 1;
990 surf->dcc_size = dout.dccRamSize;
991 surf->dcc_alignment = dout.dccRamBaseAlign;
992 surf->num_dcc_levels = in->numMipLevels;
993
994 /* Disable DCC for levels that are in the mip tail.
995 *
996 * There are two issues that this is intended to
997 * address:
998 *
999 * 1. Multiple mip levels may share a cache line. This
1000 * can lead to corruption when switching between
1001 * rendering to different mip levels because the
1002 * RBs don't maintain coherency.
1003 *
1004 * 2. Texturing with metadata after rendering sometimes
1005 * fails with corruption, probably for a similar
1006 * reason.
1007 *
1008 * Working around these issues for all levels in the
1009 * mip tail may be overly conservative, but it's what
1010 * Vulkan does.
1011 *
1012 * Alternative solutions that also work but are worse:
1013 * - Disable DCC entirely.
1014 * - Flush TC L2 after rendering.
1015 */
1016 for (unsigned i = 0; i < in->numMipLevels; i++) {
1017 if (meta_mip_info[i].inMiptail) {
1018 surf->num_dcc_levels = i;
1019 break;
1020 }
1021 }
1022
1023 if (!surf->num_dcc_levels)
1024 surf->dcc_size = 0;
1025 }
1026
1027 /* FMASK */
1028 if (in->numSamples > 1) {
1029 ADDR2_COMPUTE_FMASK_INFO_INPUT fin = {0};
1030 ADDR2_COMPUTE_FMASK_INFO_OUTPUT fout = {0};
1031
1032 fin.size = sizeof(ADDR2_COMPUTE_FMASK_INFO_INPUT);
1033 fout.size = sizeof(ADDR2_COMPUTE_FMASK_INFO_OUTPUT);
1034
1035 ret = gfx9_get_preferred_swizzle_mode(addrlib, in, true, &fin.swizzleMode);
1036 if (ret != ADDR_OK)
1037 return ret;
1038
1039 fin.unalignedWidth = in->width;
1040 fin.unalignedHeight = in->height;
1041 fin.numSlices = in->numSlices;
1042 fin.numSamples = in->numSamples;
1043 fin.numFrags = in->numFrags;
1044
1045 ret = Addr2ComputeFmaskInfo(addrlib, &fin, &fout);
1046 if (ret != ADDR_OK)
1047 return ret;
1048
1049 surf->u.gfx9.fmask.swizzle_mode = fin.swizzleMode;
1050 surf->u.gfx9.fmask.epitch = fout.pitch - 1;
1051 surf->u.gfx9.fmask_size = fout.fmaskBytes;
1052 surf->u.gfx9.fmask_alignment = fout.baseAlign;
1053
1054 /* Compute tile swizzle for the FMASK surface. */
1055 if (config->info.fmask_surf_index &&
1056 fin.swizzleMode >= ADDR_SW_64KB_Z_T &&
1057 !(surf->flags & RADEON_SURF_SHAREABLE)) {
1058 ADDR2_COMPUTE_PIPEBANKXOR_INPUT xin = {0};
1059 ADDR2_COMPUTE_PIPEBANKXOR_OUTPUT xout = {0};
1060
1061 xin.size = sizeof(ADDR2_COMPUTE_PIPEBANKXOR_INPUT);
1062 xout.size = sizeof(ADDR2_COMPUTE_PIPEBANKXOR_OUTPUT);
1063
1064 /* This counter starts from 1 instead of 0. */
1065 xin.surfIndex = p_atomic_inc_return(config->info.fmask_surf_index);
1066 xin.flags = in->flags;
1067 xin.swizzleMode = in->swizzleMode;
1068 xin.resourceType = in->resourceType;
1069 xin.format = in->format;
1070 xin.numSamples = in->numSamples;
1071 xin.numFrags = in->numFrags;
1072
1073 ret = Addr2ComputePipeBankXor(addrlib, &xin, &xout);
1074 if (ret != ADDR_OK)
1075 return ret;
1076
1077 assert(xout.pipeBankXor <=
1078 u_bit_consecutive(0, sizeof(surf->u.gfx9.fmask_tile_swizzle) * 8));
1079 surf->u.gfx9.fmask_tile_swizzle = xout.pipeBankXor;
1080 }
1081 }
1082
1083 /* CMASK */
1084 if (in->swizzleMode != ADDR_SW_LINEAR) {
1085 ADDR2_COMPUTE_CMASK_INFO_INPUT cin = {0};
1086 ADDR2_COMPUTE_CMASK_INFO_OUTPUT cout = {0};
1087
1088 cin.size = sizeof(ADDR2_COMPUTE_CMASK_INFO_INPUT);
1089 cout.size = sizeof(ADDR2_COMPUTE_CMASK_INFO_OUTPUT);
1090
1091 cin.cMaskFlags.pipeAligned = 1;
1092 cin.cMaskFlags.rbAligned = 1;
1093 cin.colorFlags = in->flags;
1094 cin.resourceType = in->resourceType;
1095 cin.unalignedWidth = in->width;
1096 cin.unalignedHeight = in->height;
1097 cin.numSlices = in->numSlices;
1098
1099 if (in->numSamples > 1)
1100 cin.swizzleMode = surf->u.gfx9.fmask.swizzle_mode;
1101 else
1102 cin.swizzleMode = in->swizzleMode;
1103
1104 ret = Addr2ComputeCmaskInfo(addrlib, &cin, &cout);
1105 if (ret != ADDR_OK)
1106 return ret;
1107
1108 surf->u.gfx9.cmask.rb_aligned = cin.cMaskFlags.rbAligned;
1109 surf->u.gfx9.cmask.pipe_aligned = cin.cMaskFlags.pipeAligned;
1110 surf->u.gfx9.cmask_size = cout.cmaskBytes;
1111 surf->u.gfx9.cmask_alignment = cout.baseAlign;
1112 }
1113 }
1114
1115 return 0;
1116 }
1117
1118 static int gfx9_compute_surface(ADDR_HANDLE addrlib,
1119 const struct ac_surf_config *config,
1120 enum radeon_surf_mode mode,
1121 struct radeon_surf *surf)
1122 {
1123 bool compressed;
1124 ADDR2_COMPUTE_SURFACE_INFO_INPUT AddrSurfInfoIn = {0};
1125 int r;
1126
1127 assert(!(surf->flags & RADEON_SURF_FMASK));
1128
1129 AddrSurfInfoIn.size = sizeof(ADDR2_COMPUTE_SURFACE_INFO_INPUT);
1130
1131 compressed = surf->blk_w == 4 && surf->blk_h == 4;
1132
1133 /* The format must be set correctly for the allocation of compressed
1134 * textures to work. In other cases, setting the bpp is sufficient. */
1135 if (compressed) {
1136 switch (surf->bpe) {
1137 case 8:
1138 AddrSurfInfoIn.format = ADDR_FMT_BC1;
1139 break;
1140 case 16:
1141 AddrSurfInfoIn.format = ADDR_FMT_BC3;
1142 break;
1143 default:
1144 assert(0);
1145 }
1146 } else {
1147 switch (surf->bpe) {
1148 case 1:
1149 AddrSurfInfoIn.format = ADDR_FMT_8;
1150 break;
1151 case 2:
1152 AddrSurfInfoIn.format = ADDR_FMT_16;
1153 break;
1154 case 4:
1155 AddrSurfInfoIn.format = ADDR_FMT_32;
1156 break;
1157 case 8:
1158 AddrSurfInfoIn.format = ADDR_FMT_32_32;
1159 break;
1160 case 16:
1161 AddrSurfInfoIn.format = ADDR_FMT_32_32_32_32;
1162 break;
1163 default:
1164 assert(0);
1165 }
1166 AddrSurfInfoIn.bpp = surf->bpe * 8;
1167 }
1168
1169 AddrSurfInfoIn.flags.color = !(surf->flags & RADEON_SURF_Z_OR_SBUFFER);
1170 AddrSurfInfoIn.flags.depth = (surf->flags & RADEON_SURF_ZBUFFER) != 0;
1171 AddrSurfInfoIn.flags.display = (surf->flags & RADEON_SURF_SCANOUT) != 0;
1172 /* flags.texture currently refers to TC-compatible HTILE */
1173 AddrSurfInfoIn.flags.texture = AddrSurfInfoIn.flags.color ||
1174 surf->flags & RADEON_SURF_TC_COMPATIBLE_HTILE;
1175 AddrSurfInfoIn.flags.opt4space = 1;
1176
1177 AddrSurfInfoIn.numMipLevels = config->info.levels;
1178 AddrSurfInfoIn.numSamples = config->info.samples ? config->info.samples : 1;
1179 AddrSurfInfoIn.numFrags = AddrSurfInfoIn.numSamples;
1180
1181 /* GFX9 doesn't support 1D depth textures, so allocate all 1D textures
1182 * as 2D to avoid having shader variants for 1D vs 2D, so all shaders
1183 * must sample 1D textures as 2D. */
1184 if (config->is_3d)
1185 AddrSurfInfoIn.resourceType = ADDR_RSRC_TEX_3D;
1186 else
1187 AddrSurfInfoIn.resourceType = ADDR_RSRC_TEX_2D;
1188
1189 AddrSurfInfoIn.width = config->info.width;
1190 AddrSurfInfoIn.height = config->info.height;
1191
1192 if (config->is_3d)
1193 AddrSurfInfoIn.numSlices = config->info.depth;
1194 else if (config->is_cube)
1195 AddrSurfInfoIn.numSlices = 6;
1196 else
1197 AddrSurfInfoIn.numSlices = config->info.array_size;
1198
1199 switch (mode) {
1200 case RADEON_SURF_MODE_LINEAR_ALIGNED:
1201 assert(config->info.samples <= 1);
1202 assert(!(surf->flags & RADEON_SURF_Z_OR_SBUFFER));
1203 AddrSurfInfoIn.swizzleMode = ADDR_SW_LINEAR;
1204 break;
1205
1206 case RADEON_SURF_MODE_1D:
1207 case RADEON_SURF_MODE_2D:
1208 if (surf->flags & RADEON_SURF_IMPORTED) {
1209 AddrSurfInfoIn.swizzleMode = surf->u.gfx9.surf.swizzle_mode;
1210 break;
1211 }
1212
1213 r = gfx9_get_preferred_swizzle_mode(addrlib, &AddrSurfInfoIn, false,
1214 &AddrSurfInfoIn.swizzleMode);
1215 if (r)
1216 return r;
1217 break;
1218
1219 default:
1220 assert(0);
1221 }
1222
1223 surf->u.gfx9.resource_type = AddrSurfInfoIn.resourceType;
1224 surf->has_stencil = !!(surf->flags & RADEON_SURF_SBUFFER);
1225
1226 surf->num_dcc_levels = 0;
1227 surf->surf_size = 0;
1228 surf->dcc_size = 0;
1229 surf->htile_size = 0;
1230 surf->htile_slice_size = 0;
1231 surf->u.gfx9.surf_offset = 0;
1232 surf->u.gfx9.stencil_offset = 0;
1233 surf->u.gfx9.fmask_size = 0;
1234 surf->u.gfx9.cmask_size = 0;
1235
1236 /* Calculate texture layout information. */
1237 r = gfx9_compute_miptree(addrlib, config, surf, compressed,
1238 &AddrSurfInfoIn);
1239 if (r)
1240 return r;
1241
1242 /* Calculate texture layout information for stencil. */
1243 if (surf->flags & RADEON_SURF_SBUFFER) {
1244 AddrSurfInfoIn.flags.stencil = 1;
1245 AddrSurfInfoIn.bpp = 8;
1246
1247 if (!AddrSurfInfoIn.flags.depth) {
1248 r = gfx9_get_preferred_swizzle_mode(addrlib, &AddrSurfInfoIn, false,
1249 &AddrSurfInfoIn.swizzleMode);
1250 if (r)
1251 return r;
1252 } else
1253 AddrSurfInfoIn.flags.depth = 0;
1254
1255 r = gfx9_compute_miptree(addrlib, config, surf, compressed,
1256 &AddrSurfInfoIn);
1257 if (r)
1258 return r;
1259 }
1260
1261 surf->is_linear = surf->u.gfx9.surf.swizzle_mode == ADDR_SW_LINEAR;
1262
1263 /* Query whether the surface is displayable. */
1264 bool displayable = false;
1265 r = Addr2IsValidDisplaySwizzleMode(addrlib, surf->u.gfx9.surf.swizzle_mode,
1266 surf->bpe * 8, &displayable);
1267 if (r)
1268 return r;
1269 surf->is_displayable = displayable;
1270
1271 switch (surf->u.gfx9.surf.swizzle_mode) {
1272 /* S = standard. */
1273 case ADDR_SW_256B_S:
1274 case ADDR_SW_4KB_S:
1275 case ADDR_SW_64KB_S:
1276 case ADDR_SW_VAR_S:
1277 case ADDR_SW_64KB_S_T:
1278 case ADDR_SW_4KB_S_X:
1279 case ADDR_SW_64KB_S_X:
1280 case ADDR_SW_VAR_S_X:
1281 surf->micro_tile_mode = RADEON_MICRO_MODE_THIN;
1282 break;
1283
1284 /* D = display. */
1285 case ADDR_SW_LINEAR:
1286 case ADDR_SW_256B_D:
1287 case ADDR_SW_4KB_D:
1288 case ADDR_SW_64KB_D:
1289 case ADDR_SW_VAR_D:
1290 case ADDR_SW_64KB_D_T:
1291 case ADDR_SW_4KB_D_X:
1292 case ADDR_SW_64KB_D_X:
1293 case ADDR_SW_VAR_D_X:
1294 surf->micro_tile_mode = RADEON_MICRO_MODE_DISPLAY;
1295 break;
1296
1297 /* R = rotated. */
1298 case ADDR_SW_256B_R:
1299 case ADDR_SW_4KB_R:
1300 case ADDR_SW_64KB_R:
1301 case ADDR_SW_VAR_R:
1302 case ADDR_SW_64KB_R_T:
1303 case ADDR_SW_4KB_R_X:
1304 case ADDR_SW_64KB_R_X:
1305 case ADDR_SW_VAR_R_X:
1306 surf->micro_tile_mode = RADEON_MICRO_MODE_ROTATED;
1307 break;
1308
1309 /* Z = depth. */
1310 case ADDR_SW_4KB_Z:
1311 case ADDR_SW_64KB_Z:
1312 case ADDR_SW_VAR_Z:
1313 case ADDR_SW_64KB_Z_T:
1314 case ADDR_SW_4KB_Z_X:
1315 case ADDR_SW_64KB_Z_X:
1316 case ADDR_SW_VAR_Z_X:
1317 surf->micro_tile_mode = RADEON_MICRO_MODE_DEPTH;
1318 break;
1319
1320 default:
1321 assert(0);
1322 }
1323
1324 return 0;
1325 }
1326
1327 int ac_compute_surface(ADDR_HANDLE addrlib, const struct radeon_info *info,
1328 const struct ac_surf_config *config,
1329 enum radeon_surf_mode mode,
1330 struct radeon_surf *surf)
1331 {
1332 int r;
1333
1334 r = surf_config_sanity(config);
1335 if (r)
1336 return r;
1337
1338 if (info->chip_class >= GFX9)
1339 return gfx9_compute_surface(addrlib, config, mode, surf);
1340 else
1341 return gfx6_compute_surface(addrlib, info, config, mode, surf);
1342 }