projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
radv: Optimize rebinding the same descriptor set.
[mesa.git] / src / amd / vulkan / radv_cmd_buffer.c
1 /*
2 * Copyright © 2016 Red Hat.
3 * Copyright © 2016 Bas Nieuwenhuizen
4 *
5 * based in part on anv driver which is:
6 * Copyright © 2015 Intel Corporation
7 *
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the "Software"),
10 * to deal in the Software without restriction, including without limitation
11 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
12 * and/or sell copies of the Software, and to permit persons to whom the
13 * Software is furnished to do so, subject to the following conditions:
14 *
15 * The above copyright notice and this permission notice (including the next
16 * paragraph) shall be included in all copies or substantial portions of the
17 * Software.
18 *
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
23 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
24 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
25 * IN THE SOFTWARE.
26 */
27
28 #include "radv_private.h"
29 #include "radv_radeon_winsys.h"
30 #include "radv_shader.h"
31 #include "radv_cs.h"
32 #include "sid.h"
33 #include "gfx9d.h"
34 #include "vk_format.h"
35 #include "radv_debug.h"
36 #include "radv_meta.h"
37
38 #include "ac_debug.h"
39
40 enum {
41 RADV_PREFETCH_VBO_DESCRIPTORS = (1 << 0),
42 RADV_PREFETCH_VS = (1 << 1),
43 RADV_PREFETCH_TCS = (1 << 2),
44 RADV_PREFETCH_TES = (1 << 3),
45 RADV_PREFETCH_GS = (1 << 4),
46 RADV_PREFETCH_PS = (1 << 5),
47 RADV_PREFETCH_SHADERS = (RADV_PREFETCH_VS |
48 RADV_PREFETCH_TCS |
49 RADV_PREFETCH_TES |
50 RADV_PREFETCH_GS |
51 RADV_PREFETCH_PS)
52 };
53
54 static void radv_handle_image_transition(struct radv_cmd_buffer *cmd_buffer,
55 struct radv_image *image,
56 VkImageLayout src_layout,
57 VkImageLayout dst_layout,
58 uint32_t src_family,
59 uint32_t dst_family,
60 const VkImageSubresourceRange *range,
61 VkImageAspectFlags pending_clears);
62
63 const struct radv_dynamic_state default_dynamic_state = {
64 .viewport = {
65 .count = 0,
66 },
67 .scissor = {
68 .count = 0,
69 },
70 .line_width = 1.0f,
71 .depth_bias = {
72 .bias = 0.0f,
73 .clamp = 0.0f,
74 .slope = 0.0f,
75 },
76 .blend_constants = { 0.0f, 0.0f, 0.0f, 0.0f },
77 .depth_bounds = {
78 .min = 0.0f,
79 .max = 1.0f,
80 },
81 .stencil_compare_mask = {
82 .front = ~0u,
83 .back = ~0u,
84 },
85 .stencil_write_mask = {
86 .front = ~0u,
87 .back = ~0u,
88 },
89 .stencil_reference = {
90 .front = 0u,
91 .back = 0u,
92 },
93 };
94
95 static void
96 radv_bind_dynamic_state(struct radv_cmd_buffer *cmd_buffer,
97 const struct radv_dynamic_state *src)
98 {
99 struct radv_dynamic_state *dest = &cmd_buffer->state.dynamic;
100 uint32_t copy_mask = src->mask;
101 uint32_t dest_mask = 0;
102
103 /* Make sure to copy the number of viewports/scissors because they can
104 * only be specified at pipeline creation time.
105 */
106 dest->viewport.count = src->viewport.count;
107 dest->scissor.count = src->scissor.count;
108 dest->discard_rectangle.count = src->discard_rectangle.count;
109
110 if (copy_mask & RADV_DYNAMIC_VIEWPORT) {
111 if (memcmp(&dest->viewport.viewports, &src->viewport.viewports,
112 src->viewport.count * sizeof(VkViewport))) {
113 typed_memcpy(dest->viewport.viewports,
114 src->viewport.viewports,
115 src->viewport.count);
116 dest_mask |= RADV_DYNAMIC_VIEWPORT;
117 }
118 }
119
120 if (copy_mask & RADV_DYNAMIC_SCISSOR) {
121 if (memcmp(&dest->scissor.scissors, &src->scissor.scissors,
122 src->scissor.count * sizeof(VkRect2D))) {
123 typed_memcpy(dest->scissor.scissors,
124 src->scissor.scissors, src->scissor.count);
125 dest_mask |= RADV_DYNAMIC_SCISSOR;
126 }
127 }
128
129 if (copy_mask & RADV_DYNAMIC_LINE_WIDTH) {
130 if (dest->line_width != src->line_width) {
131 dest->line_width = src->line_width;
132 dest_mask |= RADV_DYNAMIC_LINE_WIDTH;
133 }
134 }
135
136 if (copy_mask & RADV_DYNAMIC_DEPTH_BIAS) {
137 if (memcmp(&dest->depth_bias, &src->depth_bias,
138 sizeof(src->depth_bias))) {
139 dest->depth_bias = src->depth_bias;
140 dest_mask |= RADV_DYNAMIC_DEPTH_BIAS;
141 }
142 }
143
144 if (copy_mask & RADV_DYNAMIC_BLEND_CONSTANTS) {
145 if (memcmp(&dest->blend_constants, &src->blend_constants,
146 sizeof(src->blend_constants))) {
147 typed_memcpy(dest->blend_constants,
148 src->blend_constants, 4);
149 dest_mask |= RADV_DYNAMIC_BLEND_CONSTANTS;
150 }
151 }
152
153 if (copy_mask & RADV_DYNAMIC_DEPTH_BOUNDS) {
154 if (memcmp(&dest->depth_bounds, &src->depth_bounds,
155 sizeof(src->depth_bounds))) {
156 dest->depth_bounds = src->depth_bounds;
157 dest_mask |= RADV_DYNAMIC_DEPTH_BOUNDS;
158 }
159 }
160
161 if (copy_mask & RADV_DYNAMIC_STENCIL_COMPARE_MASK) {
162 if (memcmp(&dest->stencil_compare_mask,
163 &src->stencil_compare_mask,
164 sizeof(src->stencil_compare_mask))) {
165 dest->stencil_compare_mask = src->stencil_compare_mask;
166 dest_mask |= RADV_DYNAMIC_STENCIL_COMPARE_MASK;
167 }
168 }
169
170 if (copy_mask & RADV_DYNAMIC_STENCIL_WRITE_MASK) {
171 if (memcmp(&dest->stencil_write_mask, &src->stencil_write_mask,
172 sizeof(src->stencil_write_mask))) {
173 dest->stencil_write_mask = src->stencil_write_mask;
174 dest_mask |= RADV_DYNAMIC_STENCIL_WRITE_MASK;
175 }
176 }
177
178 if (copy_mask & RADV_DYNAMIC_STENCIL_REFERENCE) {
179 if (memcmp(&dest->stencil_reference, &src->stencil_reference,
180 sizeof(src->stencil_reference))) {
181 dest->stencil_reference = src->stencil_reference;
182 dest_mask |= RADV_DYNAMIC_STENCIL_REFERENCE;
183 }
184 }
185
186 if (copy_mask & RADV_DYNAMIC_DISCARD_RECTANGLE) {
187 if (memcmp(&dest->discard_rectangle.rectangles, &src->discard_rectangle.rectangles,
188 src->discard_rectangle.count * sizeof(VkRect2D))) {
189 typed_memcpy(dest->discard_rectangle.rectangles,
190 src->discard_rectangle.rectangles,
191 src->discard_rectangle.count);
192 dest_mask |= RADV_DYNAMIC_DISCARD_RECTANGLE;
193 }
194 }
195
196 cmd_buffer->state.dirty |= dest_mask;
197 }
198
199 bool radv_cmd_buffer_uses_mec(struct radv_cmd_buffer *cmd_buffer)
200 {
201 return cmd_buffer->queue_family_index == RADV_QUEUE_COMPUTE &&
202 cmd_buffer->device->physical_device->rad_info.chip_class >= CIK;
203 }
204
205 enum ring_type radv_queue_family_to_ring(int f) {
206 switch (f) {
207 case RADV_QUEUE_GENERAL:
208 return RING_GFX;
209 case RADV_QUEUE_COMPUTE:
210 return RING_COMPUTE;
211 case RADV_QUEUE_TRANSFER:
212 return RING_DMA;
213 default:
214 unreachable("Unknown queue family");
215 }
216 }
217
218 static VkResult radv_create_cmd_buffer(
219 struct radv_device * device,
220 struct radv_cmd_pool * pool,
221 VkCommandBufferLevel level,
222 VkCommandBuffer* pCommandBuffer)
223 {
224 struct radv_cmd_buffer *cmd_buffer;
225 unsigned ring;
226 cmd_buffer = vk_zalloc(&pool->alloc, sizeof(*cmd_buffer), 8,
227 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT);
228 if (cmd_buffer == NULL)
229 return vk_error(device->instance, VK_ERROR_OUT_OF_HOST_MEMORY);
230
231 cmd_buffer->_loader_data.loaderMagic = ICD_LOADER_MAGIC;
232 cmd_buffer->device = device;
233 cmd_buffer->pool = pool;
234 cmd_buffer->level = level;
235
236 if (pool) {
237 list_addtail(&cmd_buffer->pool_link, &pool->cmd_buffers);
238 cmd_buffer->queue_family_index = pool->queue_family_index;
239
240 } else {
241 /* Init the pool_link so we can safely call list_del when we destroy
242 * the command buffer
243 */
244 list_inithead(&cmd_buffer->pool_link);
245 cmd_buffer->queue_family_index = RADV_QUEUE_GENERAL;
246 }
247
248 ring = radv_queue_family_to_ring(cmd_buffer->queue_family_index);
249
250 cmd_buffer->cs = device->ws->cs_create(device->ws, ring);
251 if (!cmd_buffer->cs) {
252 vk_free(&cmd_buffer->pool->alloc, cmd_buffer);
253 return vk_error(device->instance, VK_ERROR_OUT_OF_HOST_MEMORY);
254 }
255
256 *pCommandBuffer = radv_cmd_buffer_to_handle(cmd_buffer);
257
258 list_inithead(&cmd_buffer->upload.list);
259
260 return VK_SUCCESS;
261 }
262
263 static void
264 radv_cmd_buffer_destroy(struct radv_cmd_buffer *cmd_buffer)
265 {
266 list_del(&cmd_buffer->pool_link);
267
268 list_for_each_entry_safe(struct radv_cmd_buffer_upload, up,
269 &cmd_buffer->upload.list, list) {
270 cmd_buffer->device->ws->buffer_destroy(up->upload_bo);
271 list_del(&up->list);
272 free(up);
273 }
274
275 if (cmd_buffer->upload.upload_bo)
276 cmd_buffer->device->ws->buffer_destroy(cmd_buffer->upload.upload_bo);
277 cmd_buffer->device->ws->cs_destroy(cmd_buffer->cs);
278
279 for (unsigned i = 0; i < VK_PIPELINE_BIND_POINT_RANGE_SIZE; i++)
280 free(cmd_buffer->descriptors[i].push_set.set.mapped_ptr);
281
282 vk_free(&cmd_buffer->pool->alloc, cmd_buffer);
283 }
284
285 static VkResult
286 radv_reset_cmd_buffer(struct radv_cmd_buffer *cmd_buffer)
287 {
288
289 cmd_buffer->device->ws->cs_reset(cmd_buffer->cs);
290
291 list_for_each_entry_safe(struct radv_cmd_buffer_upload, up,
292 &cmd_buffer->upload.list, list) {
293 cmd_buffer->device->ws->buffer_destroy(up->upload_bo);
294 list_del(&up->list);
295 free(up);
296 }
297
298 cmd_buffer->push_constant_stages = 0;
299 cmd_buffer->scratch_size_needed = 0;
300 cmd_buffer->compute_scratch_size_needed = 0;
301 cmd_buffer->esgs_ring_size_needed = 0;
302 cmd_buffer->gsvs_ring_size_needed = 0;
303 cmd_buffer->tess_rings_needed = false;
304 cmd_buffer->sample_positions_needed = false;
305
306 if (cmd_buffer->upload.upload_bo)
307 radv_cs_add_buffer(cmd_buffer->device->ws, cmd_buffer->cs,
308 cmd_buffer->upload.upload_bo);
309 cmd_buffer->upload.offset = 0;
310
311 cmd_buffer->record_result = VK_SUCCESS;
312
313 for (unsigned i = 0; i < VK_PIPELINE_BIND_POINT_RANGE_SIZE; i++) {
314 cmd_buffer->descriptors[i].dirty = 0;
315 cmd_buffer->descriptors[i].valid = 0;
316 cmd_buffer->descriptors[i].push_dirty = false;
317 }
318
319 if (cmd_buffer->device->physical_device->rad_info.chip_class >= GFX9) {
320 unsigned num_db = cmd_buffer->device->physical_device->rad_info.num_render_backends;
321 unsigned eop_bug_offset;
322 void *fence_ptr;
323
324 radv_cmd_buffer_upload_alloc(cmd_buffer, 8, 0,
325 &cmd_buffer->gfx9_fence_offset,
326 &fence_ptr);
327 cmd_buffer->gfx9_fence_bo = cmd_buffer->upload.upload_bo;
328
329 /* Allocate a buffer for the EOP bug on GFX9. */
330 radv_cmd_buffer_upload_alloc(cmd_buffer, 16 * num_db, 0,
331 &eop_bug_offset, &fence_ptr);
332 cmd_buffer->gfx9_eop_bug_va =
333 radv_buffer_get_va(cmd_buffer->upload.upload_bo);
334 cmd_buffer->gfx9_eop_bug_va += eop_bug_offset;
335 }
336
337 cmd_buffer->status = RADV_CMD_BUFFER_STATUS_INITIAL;
338
339 return cmd_buffer->record_result;
340 }
341
342 static bool
343 radv_cmd_buffer_resize_upload_buf(struct radv_cmd_buffer *cmd_buffer,
344 uint64_t min_needed)
345 {
346 uint64_t new_size;
347 struct radeon_winsys_bo *bo;
348 struct radv_cmd_buffer_upload *upload;
349 struct radv_device *device = cmd_buffer->device;
350
351 new_size = MAX2(min_needed, 16 * 1024);
352 new_size = MAX2(new_size, 2 * cmd_buffer->upload.size);
353
354 bo = device->ws->buffer_create(device->ws,
355 new_size, 4096,
356 RADEON_DOMAIN_GTT,
357 RADEON_FLAG_CPU_ACCESS|
358 RADEON_FLAG_NO_INTERPROCESS_SHARING |
359 RADEON_FLAG_32BIT);
360
361 if (!bo) {
362 cmd_buffer->record_result = VK_ERROR_OUT_OF_DEVICE_MEMORY;
363 return false;
364 }
365
366 radv_cs_add_buffer(device->ws, cmd_buffer->cs, bo);
367 if (cmd_buffer->upload.upload_bo) {
368 upload = malloc(sizeof(*upload));
369
370 if (!upload) {
371 cmd_buffer->record_result = VK_ERROR_OUT_OF_HOST_MEMORY;
372 device->ws->buffer_destroy(bo);
373 return false;
374 }
375
376 memcpy(upload, &cmd_buffer->upload, sizeof(*upload));
377 list_add(&upload->list, &cmd_buffer->upload.list);
378 }
379
380 cmd_buffer->upload.upload_bo = bo;
381 cmd_buffer->upload.size = new_size;
382 cmd_buffer->upload.offset = 0;
383 cmd_buffer->upload.map = device->ws->buffer_map(cmd_buffer->upload.upload_bo);
384
385 if (!cmd_buffer->upload.map) {
386 cmd_buffer->record_result = VK_ERROR_OUT_OF_DEVICE_MEMORY;
387 return false;
388 }
389
390 return true;
391 }
392
393 bool
394 radv_cmd_buffer_upload_alloc(struct radv_cmd_buffer *cmd_buffer,
395 unsigned size,
396 unsigned alignment,
397 unsigned *out_offset,
398 void **ptr)
399 {
400 uint64_t offset = align(cmd_buffer->upload.offset, alignment);
401 if (offset + size > cmd_buffer->upload.size) {
402 if (!radv_cmd_buffer_resize_upload_buf(cmd_buffer, size))
403 return false;
404 offset = 0;
405 }
406
407 *out_offset = offset;
408 *ptr = cmd_buffer->upload.map + offset;
409
410 cmd_buffer->upload.offset = offset + size;
411 return true;
412 }
413
414 bool
415 radv_cmd_buffer_upload_data(struct radv_cmd_buffer *cmd_buffer,
416 unsigned size, unsigned alignment,
417 const void *data, unsigned *out_offset)
418 {
419 uint8_t *ptr;
420
421 if (!radv_cmd_buffer_upload_alloc(cmd_buffer, size, alignment,
422 out_offset, (void **)&ptr))
423 return false;
424
425 if (ptr)
426 memcpy(ptr, data, size);
427
428 return true;
429 }
430
431 static void
432 radv_emit_write_data_packet(struct radv_cmd_buffer *cmd_buffer, uint64_t va,
433 unsigned count, const uint32_t *data)
434 {
435 struct radeon_cmdbuf *cs = cmd_buffer->cs;
436
437 radeon_check_space(cmd_buffer->device->ws, cs, 4 + count);
438
439 radeon_emit(cs, PKT3(PKT3_WRITE_DATA, 2 + count, 0));
440 radeon_emit(cs, S_370_DST_SEL(V_370_MEM_ASYNC) |
441 S_370_WR_CONFIRM(1) |
442 S_370_ENGINE_SEL(V_370_ME));
443 radeon_emit(cs, va);
444 radeon_emit(cs, va >> 32);
445 radeon_emit_array(cs, data, count);
446 }
447
448 void radv_cmd_buffer_trace_emit(struct radv_cmd_buffer *cmd_buffer)
449 {
450 struct radv_device *device = cmd_buffer->device;
451 struct radeon_cmdbuf *cs = cmd_buffer->cs;
452 uint64_t va;
453
454 va = radv_buffer_get_va(device->trace_bo);
455 if (cmd_buffer->level == VK_COMMAND_BUFFER_LEVEL_SECONDARY)
456 va += 4;
457
458 ++cmd_buffer->state.trace_id;
459 radv_emit_write_data_packet(cmd_buffer, va, 1,
460 &cmd_buffer->state.trace_id);
461
462 radeon_check_space(cmd_buffer->device->ws, cs, 2);
463
464 radeon_emit(cs, PKT3(PKT3_NOP, 0, 0));
465 radeon_emit(cs, AC_ENCODE_TRACE_POINT(cmd_buffer->state.trace_id));
466 }
467
468 static void
469 radv_cmd_buffer_after_draw(struct radv_cmd_buffer *cmd_buffer,
470 enum radv_cmd_flush_bits flags)
471 {
472 if (cmd_buffer->device->instance->debug_flags & RADV_DEBUG_SYNC_SHADERS) {
473 uint32_t *ptr = NULL;
474 uint64_t va = 0;
475
476 assert(flags & (RADV_CMD_FLAG_PS_PARTIAL_FLUSH |
477 RADV_CMD_FLAG_CS_PARTIAL_FLUSH));
478
479 if (cmd_buffer->device->physical_device->rad_info.chip_class == GFX9) {
480 va = radv_buffer_get_va(cmd_buffer->gfx9_fence_bo) +
481 cmd_buffer->gfx9_fence_offset;
482 ptr = &cmd_buffer->gfx9_fence_idx;
483 }
484
485 radeon_check_space(cmd_buffer->device->ws, cmd_buffer->cs, 4);
486
487 /* Force wait for graphics or compute engines to be idle. */
488 si_cs_emit_cache_flush(cmd_buffer->cs,
489 cmd_buffer->device->physical_device->rad_info.chip_class,
490 ptr, va,
491 radv_cmd_buffer_uses_mec(cmd_buffer),
492 flags, cmd_buffer->gfx9_eop_bug_va);
493 }
494
495 if (unlikely(cmd_buffer->device->trace_bo))
496 radv_cmd_buffer_trace_emit(cmd_buffer);
497 }
498
499 static void
500 radv_save_pipeline(struct radv_cmd_buffer *cmd_buffer,
501 struct radv_pipeline *pipeline, enum ring_type ring)
502 {
503 struct radv_device *device = cmd_buffer->device;
504 uint32_t data[2];
505 uint64_t va;
506
507 va = radv_buffer_get_va(device->trace_bo);
508
509 switch (ring) {
510 case RING_GFX:
511 va += 8;
512 break;
513 case RING_COMPUTE:
514 va += 16;
515 break;
516 default:
517 assert(!"invalid ring type");
518 }
519
520 data[0] = (uintptr_t)pipeline;
521 data[1] = (uintptr_t)pipeline >> 32;
522
523 radv_emit_write_data_packet(cmd_buffer, va, 2, data);
524 }
525
526 void radv_set_descriptor_set(struct radv_cmd_buffer *cmd_buffer,
527 VkPipelineBindPoint bind_point,
528 struct radv_descriptor_set *set,
529 unsigned idx)
530 {
531 struct radv_descriptor_state *descriptors_state =
532 radv_get_descriptors_state(cmd_buffer, bind_point);
533
534 descriptors_state->sets[idx] = set;
535
536 descriptors_state->valid |= (1u << idx); /* active descriptors */
537 descriptors_state->dirty |= (1u << idx);
538 }
539
540 static void
541 radv_save_descriptors(struct radv_cmd_buffer *cmd_buffer,
542 VkPipelineBindPoint bind_point)
543 {
544 struct radv_descriptor_state *descriptors_state =
545 radv_get_descriptors_state(cmd_buffer, bind_point);
546 struct radv_device *device = cmd_buffer->device;
547 uint32_t data[MAX_SETS * 2] = {};
548 uint64_t va;
549 unsigned i;
550 va = radv_buffer_get_va(device->trace_bo) + 24;
551
552 for_each_bit(i, descriptors_state->valid) {
553 struct radv_descriptor_set *set = descriptors_state->sets[i];
554 data[i * 2] = (uintptr_t)set;
555 data[i * 2 + 1] = (uintptr_t)set >> 32;
556 }
557
558 radv_emit_write_data_packet(cmd_buffer, va, MAX_SETS * 2, data);
559 }
560
561 struct radv_userdata_info *
562 radv_lookup_user_sgpr(struct radv_pipeline *pipeline,
563 gl_shader_stage stage,
564 int idx)
565 {
566 struct radv_shader_variant *shader = radv_get_shader(pipeline, stage);
567 return &shader->info.user_sgprs_locs.shader_data[idx];
568 }
569
570 static void
571 radv_emit_userdata_address(struct radv_cmd_buffer *cmd_buffer,
572 struct radv_pipeline *pipeline,
573 gl_shader_stage stage,
574 int idx, uint64_t va)
575 {
576 struct radv_userdata_info *loc = radv_lookup_user_sgpr(pipeline, stage, idx);
577 uint32_t base_reg = pipeline->user_data_0[stage];
578 if (loc->sgpr_idx == -1)
579 return;
580
581 assert(loc->num_sgprs == (HAVE_32BIT_POINTERS ? 1 : 2));
582 assert(!loc->indirect);
583
584 radv_emit_shader_pointer(cmd_buffer->device, cmd_buffer->cs,
585 base_reg + loc->sgpr_idx * 4, va, false);
586 }
587
588 static void
589 radv_emit_descriptor_pointers(struct radv_cmd_buffer *cmd_buffer,
590 struct radv_pipeline *pipeline,
591 struct radv_descriptor_state *descriptors_state,
592 gl_shader_stage stage)
593 {
594 struct radv_device *device = cmd_buffer->device;
595 struct radeon_cmdbuf *cs = cmd_buffer->cs;
596 uint32_t sh_base = pipeline->user_data_0[stage];
597 struct radv_userdata_locations *locs =
598 &pipeline->shaders[stage]->info.user_sgprs_locs;
599 unsigned mask = locs->descriptor_sets_enabled;
600
601 mask &= descriptors_state->dirty & descriptors_state->valid;
602
603 while (mask) {
604 int start, count;
605
606 u_bit_scan_consecutive_range(&mask, &start, &count);
607
608 struct radv_userdata_info *loc = &locs->descriptor_sets[start];
609 unsigned sh_offset = sh_base + loc->sgpr_idx * 4;
610
611 radv_emit_shader_pointer_head(cs, sh_offset, count,
612 HAVE_32BIT_POINTERS);
613 for (int i = 0; i < count; i++) {
614 struct radv_descriptor_set *set =
615 descriptors_state->sets[start + i];
616
617 radv_emit_shader_pointer_body(device, cs, set->va,
618 HAVE_32BIT_POINTERS);
619 }
620 }
621 }
622
623 static void
624 radv_update_multisample_state(struct radv_cmd_buffer *cmd_buffer,
625 struct radv_pipeline *pipeline)
626 {
627 int num_samples = pipeline->graphics.ms.num_samples;
628 struct radv_multisample_state *ms = &pipeline->graphics.ms;
629 struct radv_pipeline *old_pipeline = cmd_buffer->state.emitted_pipeline;
630
631 if (pipeline->shaders[MESA_SHADER_FRAGMENT]->info.info.ps.needs_sample_positions)
632 cmd_buffer->sample_positions_needed = true;
633
634 if (old_pipeline && num_samples == old_pipeline->graphics.ms.num_samples)
635 return;
636
637 radeon_set_context_reg_seq(cmd_buffer->cs, R_028BDC_PA_SC_LINE_CNTL, 2);
638 radeon_emit(cmd_buffer->cs, ms->pa_sc_line_cntl);
639 radeon_emit(cmd_buffer->cs, ms->pa_sc_aa_config);
640
641 radeon_set_context_reg(cmd_buffer->cs, R_028A48_PA_SC_MODE_CNTL_0, ms->pa_sc_mode_cntl_0);
642
643 radv_cayman_emit_msaa_sample_locs(cmd_buffer->cs, num_samples);
644
645 /* GFX9: Flush DFSM when the AA mode changes. */
646 if (cmd_buffer->device->dfsm_allowed) {
647 radeon_emit(cmd_buffer->cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
648 radeon_emit(cmd_buffer->cs, EVENT_TYPE(V_028A90_FLUSH_DFSM) | EVENT_INDEX(0));
649 }
650 }
651
652 static void
653 radv_emit_shader_prefetch(struct radv_cmd_buffer *cmd_buffer,
654 struct radv_shader_variant *shader)
655 {
656 uint64_t va;
657
658 if (!shader)
659 return;
660
661 va = radv_buffer_get_va(shader->bo) + shader->bo_offset;
662
663 si_cp_dma_prefetch(cmd_buffer, va, shader->code_size);
664 }
665
666 static void
667 radv_emit_prefetch_L2(struct radv_cmd_buffer *cmd_buffer,
668 struct radv_pipeline *pipeline,
669 bool vertex_stage_only)
670 {
671 struct radv_cmd_state *state = &cmd_buffer->state;
672 uint32_t mask = state->prefetch_L2_mask;
673
674 if (vertex_stage_only) {
675 /* Fast prefetch path for starting draws as soon as possible.
676 */
677 mask = state->prefetch_L2_mask & (RADV_PREFETCH_VS |
678 RADV_PREFETCH_VBO_DESCRIPTORS);
679 }
680
681 if (mask & RADV_PREFETCH_VS)
682 radv_emit_shader_prefetch(cmd_buffer,
683 pipeline->shaders[MESA_SHADER_VERTEX]);
684
685 if (mask & RADV_PREFETCH_VBO_DESCRIPTORS)
686 si_cp_dma_prefetch(cmd_buffer, state->vb_va, state->vb_size);
687
688 if (mask & RADV_PREFETCH_TCS)
689 radv_emit_shader_prefetch(cmd_buffer,
690 pipeline->shaders[MESA_SHADER_TESS_CTRL]);
691
692 if (mask & RADV_PREFETCH_TES)
693 radv_emit_shader_prefetch(cmd_buffer,
694 pipeline->shaders[MESA_SHADER_TESS_EVAL]);
695
696 if (mask & RADV_PREFETCH_GS) {
697 radv_emit_shader_prefetch(cmd_buffer,
698 pipeline->shaders[MESA_SHADER_GEOMETRY]);
699 radv_emit_shader_prefetch(cmd_buffer, pipeline->gs_copy_shader);
700 }
701
702 if (mask & RADV_PREFETCH_PS)
703 radv_emit_shader_prefetch(cmd_buffer,
704 pipeline->shaders[MESA_SHADER_FRAGMENT]);
705
706 state->prefetch_L2_mask &= ~mask;
707 }
708
709 static void
710 radv_emit_rbplus_state(struct radv_cmd_buffer *cmd_buffer)
711 {
712 if (!cmd_buffer->device->physical_device->rbplus_allowed)
713 return;
714
715 struct radv_pipeline *pipeline = cmd_buffer->state.pipeline;
716 struct radv_framebuffer *framebuffer = cmd_buffer->state.framebuffer;
717 const struct radv_subpass *subpass = cmd_buffer->state.subpass;
718
719 unsigned sx_ps_downconvert = 0;
720 unsigned sx_blend_opt_epsilon = 0;
721 unsigned sx_blend_opt_control = 0;
722
723 for (unsigned i = 0; i < subpass->color_count; ++i) {
724 if (subpass->color_attachments[i].attachment == VK_ATTACHMENT_UNUSED) {
725 sx_blend_opt_control |= S_02875C_MRT0_COLOR_OPT_DISABLE(1) << (i * 4);
726 sx_blend_opt_control |= S_02875C_MRT0_ALPHA_OPT_DISABLE(1) << (i * 4);
727 continue;
728 }
729
730 int idx = subpass->color_attachments[i].attachment;
731 struct radv_color_buffer_info *cb = &framebuffer->attachments[idx].cb;
732
733 unsigned format = G_028C70_FORMAT(cb->cb_color_info);
734 unsigned swap = G_028C70_COMP_SWAP(cb->cb_color_info);
735 uint32_t spi_format = (pipeline->graphics.col_format >> (i * 4)) & 0xf;
736 uint32_t colormask = (pipeline->graphics.cb_target_mask >> (i * 4)) & 0xf;
737
738 bool has_alpha, has_rgb;
739
740 /* Set if RGB and A are present. */
741 has_alpha = !G_028C74_FORCE_DST_ALPHA_1(cb->cb_color_attrib);
742
743 if (format == V_028C70_COLOR_8 ||
744 format == V_028C70_COLOR_16 ||
745 format == V_028C70_COLOR_32)
746 has_rgb = !has_alpha;
747 else
748 has_rgb = true;
749
750 /* Check the colormask and export format. */
751 if (!(colormask & 0x7))
752 has_rgb = false;
753 if (!(colormask & 0x8))
754 has_alpha = false;
755
756 if (spi_format == V_028714_SPI_SHADER_ZERO) {
757 has_rgb = false;
758 has_alpha = false;
759 }
760
761 /* Disable value checking for disabled channels. */
762 if (!has_rgb)
763 sx_blend_opt_control |= S_02875C_MRT0_COLOR_OPT_DISABLE(1) << (i * 4);
764 if (!has_alpha)
765 sx_blend_opt_control |= S_02875C_MRT0_ALPHA_OPT_DISABLE(1) << (i * 4);
766
767 /* Enable down-conversion for 32bpp and smaller formats. */
768 switch (format) {
769 case V_028C70_COLOR_8:
770 case V_028C70_COLOR_8_8:
771 case V_028C70_COLOR_8_8_8_8:
772 /* For 1 and 2-channel formats, use the superset thereof. */
773 if (spi_format == V_028714_SPI_SHADER_FP16_ABGR ||
774 spi_format == V_028714_SPI_SHADER_UINT16_ABGR ||
775 spi_format == V_028714_SPI_SHADER_SINT16_ABGR) {
776 sx_ps_downconvert |= V_028754_SX_RT_EXPORT_8_8_8_8 << (i * 4);
777 sx_blend_opt_epsilon |= V_028758_8BIT_FORMAT << (i * 4);
778 }
779 break;
780
781 case V_028C70_COLOR_5_6_5:
782 if (spi_format == V_028714_SPI_SHADER_FP16_ABGR) {
783 sx_ps_downconvert |= V_028754_SX_RT_EXPORT_5_6_5 << (i * 4);
784 sx_blend_opt_epsilon |= V_028758_6BIT_FORMAT << (i * 4);
785 }
786 break;
787
788 case V_028C70_COLOR_1_5_5_5:
789 if (spi_format == V_028714_SPI_SHADER_FP16_ABGR) {
790 sx_ps_downconvert |= V_028754_SX_RT_EXPORT_1_5_5_5 << (i * 4);
791 sx_blend_opt_epsilon |= V_028758_5BIT_FORMAT << (i * 4);
792 }
793 break;
794
795 case V_028C70_COLOR_4_4_4_4:
796 if (spi_format == V_028714_SPI_SHADER_FP16_ABGR) {
797 sx_ps_downconvert |= V_028754_SX_RT_EXPORT_4_4_4_4 << (i * 4);
798 sx_blend_opt_epsilon |= V_028758_4BIT_FORMAT << (i * 4);
799 }
800 break;
801
802 case V_028C70_COLOR_32:
803 if (swap == V_028C70_SWAP_STD &&
804 spi_format == V_028714_SPI_SHADER_32_R)
805 sx_ps_downconvert |= V_028754_SX_RT_EXPORT_32_R << (i * 4);
806 else if (swap == V_028C70_SWAP_ALT_REV &&
807 spi_format == V_028714_SPI_SHADER_32_AR)
808 sx_ps_downconvert |= V_028754_SX_RT_EXPORT_32_A << (i * 4);
809 break;
810
811 case V_028C70_COLOR_16:
812 case V_028C70_COLOR_16_16:
813 /* For 1-channel formats, use the superset thereof. */
814 if (spi_format == V_028714_SPI_SHADER_UNORM16_ABGR ||
815 spi_format == V_028714_SPI_SHADER_SNORM16_ABGR ||
816 spi_format == V_028714_SPI_SHADER_UINT16_ABGR ||
817 spi_format == V_028714_SPI_SHADER_SINT16_ABGR) {
818 if (swap == V_028C70_SWAP_STD ||
819 swap == V_028C70_SWAP_STD_REV)
820 sx_ps_downconvert |= V_028754_SX_RT_EXPORT_16_16_GR << (i * 4);
821 else
822 sx_ps_downconvert |= V_028754_SX_RT_EXPORT_16_16_AR << (i * 4);
823 }
824 break;
825
826 case V_028C70_COLOR_10_11_11:
827 if (spi_format == V_028714_SPI_SHADER_FP16_ABGR) {
828 sx_ps_downconvert |= V_028754_SX_RT_EXPORT_10_11_11 << (i * 4);
829 sx_blend_opt_epsilon |= V_028758_11BIT_FORMAT << (i * 4);
830 }
831 break;
832
833 case V_028C70_COLOR_2_10_10_10:
834 if (spi_format == V_028714_SPI_SHADER_FP16_ABGR) {
835 sx_ps_downconvert |= V_028754_SX_RT_EXPORT_2_10_10_10 << (i * 4);
836 sx_blend_opt_epsilon |= V_028758_10BIT_FORMAT << (i * 4);
837 }
838 break;
839 }
840 }
841
842 for (unsigned i = subpass->color_count; i < 8; ++i) {
843 sx_blend_opt_control |= S_02875C_MRT0_COLOR_OPT_DISABLE(1) << (i * 4);
844 sx_blend_opt_control |= S_02875C_MRT0_ALPHA_OPT_DISABLE(1) << (i * 4);
845 }
846 radeon_set_context_reg_seq(cmd_buffer->cs, R_028754_SX_PS_DOWNCONVERT, 3);
847 radeon_emit(cmd_buffer->cs, sx_ps_downconvert);
848 radeon_emit(cmd_buffer->cs, sx_blend_opt_epsilon);
849 radeon_emit(cmd_buffer->cs, sx_blend_opt_control);
850 }
851
852 static void
853 radv_emit_graphics_pipeline(struct radv_cmd_buffer *cmd_buffer)
854 {
855 struct radv_pipeline *pipeline = cmd_buffer->state.pipeline;
856
857 if (!pipeline || cmd_buffer->state.emitted_pipeline == pipeline)
858 return;
859
860 radv_update_multisample_state(cmd_buffer, pipeline);
861
862 cmd_buffer->scratch_size_needed =
863 MAX2(cmd_buffer->scratch_size_needed,
864 pipeline->max_waves * pipeline->scratch_bytes_per_wave);
865
866 if (!cmd_buffer->state.emitted_pipeline ||
867 cmd_buffer->state.emitted_pipeline->graphics.can_use_guardband !=
868 pipeline->graphics.can_use_guardband)
869 cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_SCISSOR;
870
871 radeon_emit_array(cmd_buffer->cs, pipeline->cs.buf, pipeline->cs.cdw);
872
873 for (unsigned i = 0; i < MESA_SHADER_COMPUTE; i++) {
874 if (!pipeline->shaders[i])
875 continue;
876
877 radv_cs_add_buffer(cmd_buffer->device->ws, cmd_buffer->cs,
878 pipeline->shaders[i]->bo);
879 }
880
881 if (radv_pipeline_has_gs(pipeline))
882 radv_cs_add_buffer(cmd_buffer->device->ws, cmd_buffer->cs,
883 pipeline->gs_copy_shader->bo);
884
885 if (unlikely(cmd_buffer->device->trace_bo))
886 radv_save_pipeline(cmd_buffer, pipeline, RING_GFX);
887
888 cmd_buffer->state.emitted_pipeline = pipeline;
889
890 cmd_buffer->state.dirty &= ~RADV_CMD_DIRTY_PIPELINE;
891 }
892
893 static void
894 radv_emit_viewport(struct radv_cmd_buffer *cmd_buffer)
895 {
896 si_write_viewport(cmd_buffer->cs, 0, cmd_buffer->state.dynamic.viewport.count,
897 cmd_buffer->state.dynamic.viewport.viewports);
898 }
899
900 static void
901 radv_emit_scissor(struct radv_cmd_buffer *cmd_buffer)
902 {
903 uint32_t count = cmd_buffer->state.dynamic.scissor.count;
904
905 si_write_scissors(cmd_buffer->cs, 0, count,
906 cmd_buffer->state.dynamic.scissor.scissors,
907 cmd_buffer->state.dynamic.viewport.viewports,
908 cmd_buffer->state.emitted_pipeline->graphics.can_use_guardband);
909 }
910
911 static void
912 radv_emit_discard_rectangle(struct radv_cmd_buffer *cmd_buffer)
913 {
914 if (!cmd_buffer->state.dynamic.discard_rectangle.count)
915 return;
916
917 radeon_set_context_reg_seq(cmd_buffer->cs, R_028210_PA_SC_CLIPRECT_0_TL,
918 cmd_buffer->state.dynamic.discard_rectangle.count * 2);
919 for (unsigned i = 0; i < cmd_buffer->state.dynamic.discard_rectangle.count; ++i) {
920 VkRect2D rect = cmd_buffer->state.dynamic.discard_rectangle.rectangles[i];
921 radeon_emit(cmd_buffer->cs, S_028210_TL_X(rect.offset.x) | S_028210_TL_Y(rect.offset.y));
922 radeon_emit(cmd_buffer->cs, S_028214_BR_X(rect.offset.x + rect.extent.width) |
923 S_028214_BR_Y(rect.offset.y + rect.extent.height));
924 }
925 }
926
927 static void
928 radv_emit_line_width(struct radv_cmd_buffer *cmd_buffer)
929 {
930 unsigned width = cmd_buffer->state.dynamic.line_width * 8;
931
932 radeon_set_context_reg(cmd_buffer->cs, R_028A08_PA_SU_LINE_CNTL,
933 S_028A08_WIDTH(CLAMP(width, 0, 0xFFF)));
934 }
935
936 static void
937 radv_emit_blend_constants(struct radv_cmd_buffer *cmd_buffer)
938 {
939 struct radv_dynamic_state *d = &cmd_buffer->state.dynamic;
940
941 radeon_set_context_reg_seq(cmd_buffer->cs, R_028414_CB_BLEND_RED, 4);
942 radeon_emit_array(cmd_buffer->cs, (uint32_t *)d->blend_constants, 4);
943 }
944
945 static void
946 radv_emit_stencil(struct radv_cmd_buffer *cmd_buffer)
947 {
948 struct radv_dynamic_state *d = &cmd_buffer->state.dynamic;
949
950 radeon_set_context_reg_seq(cmd_buffer->cs,
951 R_028430_DB_STENCILREFMASK, 2);
952 radeon_emit(cmd_buffer->cs,
953 S_028430_STENCILTESTVAL(d->stencil_reference.front) |
954 S_028430_STENCILMASK(d->stencil_compare_mask.front) |
955 S_028430_STENCILWRITEMASK(d->stencil_write_mask.front) |
956 S_028430_STENCILOPVAL(1));
957 radeon_emit(cmd_buffer->cs,
958 S_028434_STENCILTESTVAL_BF(d->stencil_reference.back) |
959 S_028434_STENCILMASK_BF(d->stencil_compare_mask.back) |
960 S_028434_STENCILWRITEMASK_BF(d->stencil_write_mask.back) |
961 S_028434_STENCILOPVAL_BF(1));
962 }
963
964 static void
965 radv_emit_depth_bounds(struct radv_cmd_buffer *cmd_buffer)
966 {
967 struct radv_dynamic_state *d = &cmd_buffer->state.dynamic;
968
969 radeon_set_context_reg(cmd_buffer->cs, R_028020_DB_DEPTH_BOUNDS_MIN,
970 fui(d->depth_bounds.min));
971 radeon_set_context_reg(cmd_buffer->cs, R_028024_DB_DEPTH_BOUNDS_MAX,
972 fui(d->depth_bounds.max));
973 }
974
975 static void
976 radv_emit_depth_bias(struct radv_cmd_buffer *cmd_buffer)
977 {
978 struct radv_dynamic_state *d = &cmd_buffer->state.dynamic;
979 unsigned slope = fui(d->depth_bias.slope * 16.0f);
980 unsigned bias = fui(d->depth_bias.bias * cmd_buffer->state.offset_scale);
981
982
983 radeon_set_context_reg_seq(cmd_buffer->cs,
984 R_028B7C_PA_SU_POLY_OFFSET_CLAMP, 5);
985 radeon_emit(cmd_buffer->cs, fui(d->depth_bias.clamp)); /* CLAMP */
986 radeon_emit(cmd_buffer->cs, slope); /* FRONT SCALE */
987 radeon_emit(cmd_buffer->cs, bias); /* FRONT OFFSET */
988 radeon_emit(cmd_buffer->cs, slope); /* BACK SCALE */
989 radeon_emit(cmd_buffer->cs, bias); /* BACK OFFSET */
990 }
991
992 static void
993 radv_emit_fb_color_state(struct radv_cmd_buffer *cmd_buffer,
994 int index,
995 struct radv_attachment_info *att,
996 struct radv_image *image,
997 VkImageLayout layout)
998 {
999 bool is_vi = cmd_buffer->device->physical_device->rad_info.chip_class >= VI;
1000 struct radv_color_buffer_info *cb = &att->cb;
1001 uint32_t cb_color_info = cb->cb_color_info;
1002
1003 if (!radv_layout_dcc_compressed(image, layout,
1004 radv_image_queue_family_mask(image,
1005 cmd_buffer->queue_family_index,
1006 cmd_buffer->queue_family_index))) {
1007 cb_color_info &= C_028C70_DCC_ENABLE;
1008 }
1009
1010 if (cmd_buffer->device->physical_device->rad_info.chip_class >= GFX9) {
1011 radeon_set_context_reg_seq(cmd_buffer->cs, R_028C60_CB_COLOR0_BASE + index * 0x3c, 11);
1012 radeon_emit(cmd_buffer->cs, cb->cb_color_base);
1013 radeon_emit(cmd_buffer->cs, S_028C64_BASE_256B(cb->cb_color_base >> 32));
1014 radeon_emit(cmd_buffer->cs, cb->cb_color_attrib2);
1015 radeon_emit(cmd_buffer->cs, cb->cb_color_view);
1016 radeon_emit(cmd_buffer->cs, cb_color_info);
1017 radeon_emit(cmd_buffer->cs, cb->cb_color_attrib);
1018 radeon_emit(cmd_buffer->cs, cb->cb_dcc_control);
1019 radeon_emit(cmd_buffer->cs, cb->cb_color_cmask);
1020 radeon_emit(cmd_buffer->cs, S_028C80_BASE_256B(cb->cb_color_cmask >> 32));
1021 radeon_emit(cmd_buffer->cs, cb->cb_color_fmask);
1022 radeon_emit(cmd_buffer->cs, S_028C88_BASE_256B(cb->cb_color_fmask >> 32));
1023
1024 radeon_set_context_reg_seq(cmd_buffer->cs, R_028C94_CB_COLOR0_DCC_BASE + index * 0x3c, 2);
1025 radeon_emit(cmd_buffer->cs, cb->cb_dcc_base);
1026 radeon_emit(cmd_buffer->cs, S_028C98_BASE_256B(cb->cb_dcc_base >> 32));
1027
1028 radeon_set_context_reg(cmd_buffer->cs, R_0287A0_CB_MRT0_EPITCH + index * 4,
1029 S_0287A0_EPITCH(att->attachment->image->surface.u.gfx9.surf.epitch));
1030 } else {
1031 radeon_set_context_reg_seq(cmd_buffer->cs, R_028C60_CB_COLOR0_BASE + index * 0x3c, 11);
1032 radeon_emit(cmd_buffer->cs, cb->cb_color_base);
1033 radeon_emit(cmd_buffer->cs, cb->cb_color_pitch);
1034 radeon_emit(cmd_buffer->cs, cb->cb_color_slice);
1035 radeon_emit(cmd_buffer->cs, cb->cb_color_view);
1036 radeon_emit(cmd_buffer->cs, cb_color_info);
1037 radeon_emit(cmd_buffer->cs, cb->cb_color_attrib);
1038 radeon_emit(cmd_buffer->cs, cb->cb_dcc_control);
1039 radeon_emit(cmd_buffer->cs, cb->cb_color_cmask);
1040 radeon_emit(cmd_buffer->cs, cb->cb_color_cmask_slice);
1041 radeon_emit(cmd_buffer->cs, cb->cb_color_fmask);
1042 radeon_emit(cmd_buffer->cs, cb->cb_color_fmask_slice);
1043
1044 if (is_vi) { /* DCC BASE */
1045 radeon_set_context_reg(cmd_buffer->cs, R_028C94_CB_COLOR0_DCC_BASE + index * 0x3c, cb->cb_dcc_base);
1046 }
1047 }
1048 }
1049
1050 static void
1051 radv_update_zrange_precision(struct radv_cmd_buffer *cmd_buffer,
1052 struct radv_ds_buffer_info *ds,
1053 struct radv_image *image, VkImageLayout layout,
1054 bool requires_cond_write)
1055 {
1056 uint32_t db_z_info = ds->db_z_info;
1057 uint32_t db_z_info_reg;
1058
1059 if (!radv_image_is_tc_compat_htile(image))
1060 return;
1061
1062 if (!radv_layout_has_htile(image, layout,
1063 radv_image_queue_family_mask(image,
1064 cmd_buffer->queue_family_index,
1065 cmd_buffer->queue_family_index))) {
1066 db_z_info &= C_028040_TILE_SURFACE_ENABLE;
1067 }
1068
1069 db_z_info &= C_028040_ZRANGE_PRECISION;
1070
1071 if (cmd_buffer->device->physical_device->rad_info.chip_class >= GFX9) {
1072 db_z_info_reg = R_028038_DB_Z_INFO;
1073 } else {
1074 db_z_info_reg = R_028040_DB_Z_INFO;
1075 }
1076
1077 /* When we don't know the last fast clear value we need to emit a
1078 * conditional packet, otherwise we can update DB_Z_INFO directly.
1079 */
1080 if (requires_cond_write) {
1081 radeon_emit(cmd_buffer->cs, PKT3(PKT3_COND_WRITE, 7, 0));
1082
1083 const uint32_t write_space = 0 << 8; /* register */
1084 const uint32_t poll_space = 1 << 4; /* memory */
1085 const uint32_t function = 3 << 0; /* equal to the reference */
1086 const uint32_t options = write_space | poll_space | function;
1087 radeon_emit(cmd_buffer->cs, options);
1088
1089 /* poll address - location of the depth clear value */
1090 uint64_t va = radv_buffer_get_va(image->bo);
1091 va += image->offset + image->clear_value_offset;
1092
1093 /* In presence of stencil format, we have to adjust the base
1094 * address because the first value is the stencil clear value.
1095 */
1096 if (vk_format_is_stencil(image->vk_format))
1097 va += 4;
1098
1099 radeon_emit(cmd_buffer->cs, va);
1100 radeon_emit(cmd_buffer->cs, va >> 32);
1101
1102 radeon_emit(cmd_buffer->cs, fui(0.0f)); /* reference value */
1103 radeon_emit(cmd_buffer->cs, (uint32_t)-1); /* comparison mask */
1104 radeon_emit(cmd_buffer->cs, db_z_info_reg >> 2); /* write address low */
1105 radeon_emit(cmd_buffer->cs, 0u); /* write address high */
1106 radeon_emit(cmd_buffer->cs, db_z_info);
1107 } else {
1108 radeon_set_context_reg(cmd_buffer->cs, db_z_info_reg, db_z_info);
1109 }
1110 }
1111
1112 static void
1113 radv_emit_fb_ds_state(struct radv_cmd_buffer *cmd_buffer,
1114 struct radv_ds_buffer_info *ds,
1115 struct radv_image *image,
1116 VkImageLayout layout)
1117 {
1118 uint32_t db_z_info = ds->db_z_info;
1119 uint32_t db_stencil_info = ds->db_stencil_info;
1120
1121 if (!radv_layout_has_htile(image, layout,
1122 radv_image_queue_family_mask(image,
1123 cmd_buffer->queue_family_index,
1124 cmd_buffer->queue_family_index))) {
1125 db_z_info &= C_028040_TILE_SURFACE_ENABLE;
1126 db_stencil_info |= S_028044_TILE_STENCIL_DISABLE(1);
1127 }
1128
1129 radeon_set_context_reg(cmd_buffer->cs, R_028008_DB_DEPTH_VIEW, ds->db_depth_view);
1130 radeon_set_context_reg(cmd_buffer->cs, R_028ABC_DB_HTILE_SURFACE, ds->db_htile_surface);
1131
1132
1133 if (cmd_buffer->device->physical_device->rad_info.chip_class >= GFX9) {
1134 radeon_set_context_reg_seq(cmd_buffer->cs, R_028014_DB_HTILE_DATA_BASE, 3);
1135 radeon_emit(cmd_buffer->cs, ds->db_htile_data_base);
1136 radeon_emit(cmd_buffer->cs, S_028018_BASE_HI(ds->db_htile_data_base >> 32));
1137 radeon_emit(cmd_buffer->cs, ds->db_depth_size);
1138
1139 radeon_set_context_reg_seq(cmd_buffer->cs, R_028038_DB_Z_INFO, 10);
1140 radeon_emit(cmd_buffer->cs, db_z_info); /* DB_Z_INFO */
1141 radeon_emit(cmd_buffer->cs, db_stencil_info); /* DB_STENCIL_INFO */
1142 radeon_emit(cmd_buffer->cs, ds->db_z_read_base); /* DB_Z_READ_BASE */
1143 radeon_emit(cmd_buffer->cs, S_028044_BASE_HI(ds->db_z_read_base >> 32)); /* DB_Z_READ_BASE_HI */
1144 radeon_emit(cmd_buffer->cs, ds->db_stencil_read_base); /* DB_STENCIL_READ_BASE */
1145 radeon_emit(cmd_buffer->cs, S_02804C_BASE_HI(ds->db_stencil_read_base >> 32)); /* DB_STENCIL_READ_BASE_HI */
1146 radeon_emit(cmd_buffer->cs, ds->db_z_write_base); /* DB_Z_WRITE_BASE */
1147 radeon_emit(cmd_buffer->cs, S_028054_BASE_HI(ds->db_z_write_base >> 32)); /* DB_Z_WRITE_BASE_HI */
1148 radeon_emit(cmd_buffer->cs, ds->db_stencil_write_base); /* DB_STENCIL_WRITE_BASE */
1149 radeon_emit(cmd_buffer->cs, S_02805C_BASE_HI(ds->db_stencil_write_base >> 32)); /* DB_STENCIL_WRITE_BASE_HI */
1150
1151 radeon_set_context_reg_seq(cmd_buffer->cs, R_028068_DB_Z_INFO2, 2);
1152 radeon_emit(cmd_buffer->cs, ds->db_z_info2);
1153 radeon_emit(cmd_buffer->cs, ds->db_stencil_info2);
1154 } else {
1155 radeon_set_context_reg(cmd_buffer->cs, R_028014_DB_HTILE_DATA_BASE, ds->db_htile_data_base);
1156
1157 radeon_set_context_reg_seq(cmd_buffer->cs, R_02803C_DB_DEPTH_INFO, 9);
1158 radeon_emit(cmd_buffer->cs, ds->db_depth_info); /* R_02803C_DB_DEPTH_INFO */
1159 radeon_emit(cmd_buffer->cs, db_z_info); /* R_028040_DB_Z_INFO */
1160 radeon_emit(cmd_buffer->cs, db_stencil_info); /* R_028044_DB_STENCIL_INFO */
1161 radeon_emit(cmd_buffer->cs, ds->db_z_read_base); /* R_028048_DB_Z_READ_BASE */
1162 radeon_emit(cmd_buffer->cs, ds->db_stencil_read_base); /* R_02804C_DB_STENCIL_READ_BASE */
1163 radeon_emit(cmd_buffer->cs, ds->db_z_write_base); /* R_028050_DB_Z_WRITE_BASE */
1164 radeon_emit(cmd_buffer->cs, ds->db_stencil_write_base); /* R_028054_DB_STENCIL_WRITE_BASE */
1165 radeon_emit(cmd_buffer->cs, ds->db_depth_size); /* R_028058_DB_DEPTH_SIZE */
1166 radeon_emit(cmd_buffer->cs, ds->db_depth_slice); /* R_02805C_DB_DEPTH_SLICE */
1167
1168 }
1169
1170 /* Update the ZRANGE_PRECISION value for the TC-compat bug. */
1171 radv_update_zrange_precision(cmd_buffer, ds, image, layout, true);
1172
1173 radeon_set_context_reg(cmd_buffer->cs, R_028B78_PA_SU_POLY_OFFSET_DB_FMT_CNTL,
1174 ds->pa_su_poly_offset_db_fmt_cntl);
1175 }
1176
1177 /**
1178 * Update the fast clear depth/stencil values if the image is bound as a
1179 * depth/stencil buffer.
1180 */
1181 static void
1182 radv_update_bound_fast_clear_ds(struct radv_cmd_buffer *cmd_buffer,
1183 struct radv_image *image,
1184 VkClearDepthStencilValue ds_clear_value,
1185 VkImageAspectFlags aspects)
1186 {
1187 struct radv_framebuffer *framebuffer = cmd_buffer->state.framebuffer;
1188 const struct radv_subpass *subpass = cmd_buffer->state.subpass;
1189 struct radeon_cmdbuf *cs = cmd_buffer->cs;
1190 struct radv_attachment_info *att;
1191 uint32_t att_idx;
1192
1193 if (!framebuffer || !subpass)
1194 return;
1195
1196 att_idx = subpass->depth_stencil_attachment.attachment;
1197 if (att_idx == VK_ATTACHMENT_UNUSED)
1198 return;
1199
1200 att = &framebuffer->attachments[att_idx];
1201 if (att->attachment->image != image)
1202 return;
1203
1204 radeon_set_context_reg_seq(cs, R_028028_DB_STENCIL_CLEAR, 2);
1205 radeon_emit(cs, ds_clear_value.stencil);
1206 radeon_emit(cs, fui(ds_clear_value.depth));
1207
1208 /* Update the ZRANGE_PRECISION value for the TC-compat bug. This is
1209 * only needed when clearing Z to 0.0.
1210 */
1211 if ((aspects & VK_IMAGE_ASPECT_DEPTH_BIT) &&
1212 ds_clear_value.depth == 0.0) {
1213 VkImageLayout layout = subpass->depth_stencil_attachment.layout;
1214
1215 radv_update_zrange_precision(cmd_buffer, &att->ds, image,
1216 layout, false);
1217 }
1218 }
1219
1220 /**
1221 * Set the clear depth/stencil values to the image's metadata.
1222 */
1223 static void
1224 radv_set_ds_clear_metadata(struct radv_cmd_buffer *cmd_buffer,
1225 struct radv_image *image,
1226 VkClearDepthStencilValue ds_clear_value,
1227 VkImageAspectFlags aspects)
1228 {
1229 struct radeon_cmdbuf *cs = cmd_buffer->cs;
1230 uint64_t va = radv_buffer_get_va(image->bo);
1231 unsigned reg_offset = 0, reg_count = 0;
1232
1233 va += image->offset + image->clear_value_offset;
1234
1235 if (aspects & VK_IMAGE_ASPECT_STENCIL_BIT) {
1236 ++reg_count;
1237 } else {
1238 ++reg_offset;
1239 va += 4;
1240 }
1241 if (aspects & VK_IMAGE_ASPECT_DEPTH_BIT)
1242 ++reg_count;
1243
1244 radeon_emit(cs, PKT3(PKT3_WRITE_DATA, 2 + reg_count, 0));
1245 radeon_emit(cs, S_370_DST_SEL(V_370_MEM_ASYNC) |
1246 S_370_WR_CONFIRM(1) |
1247 S_370_ENGINE_SEL(V_370_PFP));
1248 radeon_emit(cs, va);
1249 radeon_emit(cs, va >> 32);
1250 if (aspects & VK_IMAGE_ASPECT_STENCIL_BIT)
1251 radeon_emit(cs, ds_clear_value.stencil);
1252 if (aspects & VK_IMAGE_ASPECT_DEPTH_BIT)
1253 radeon_emit(cs, fui(ds_clear_value.depth));
1254 }
1255
1256 /**
1257 * Update the clear depth/stencil values for this image.
1258 */
1259 void
1260 radv_update_ds_clear_metadata(struct radv_cmd_buffer *cmd_buffer,
1261 struct radv_image *image,
1262 VkClearDepthStencilValue ds_clear_value,
1263 VkImageAspectFlags aspects)
1264 {
1265 assert(radv_image_has_htile(image));
1266
1267 radv_set_ds_clear_metadata(cmd_buffer, image, ds_clear_value, aspects);
1268
1269 radv_update_bound_fast_clear_ds(cmd_buffer, image, ds_clear_value,
1270 aspects);
1271 }
1272
1273 /**
1274 * Load the clear depth/stencil values from the image's metadata.
1275 */
1276 static void
1277 radv_load_ds_clear_metadata(struct radv_cmd_buffer *cmd_buffer,
1278 struct radv_image *image)
1279 {
1280 struct radeon_cmdbuf *cs = cmd_buffer->cs;
1281 VkImageAspectFlags aspects = vk_format_aspects(image->vk_format);
1282 uint64_t va = radv_buffer_get_va(image->bo);
1283 unsigned reg_offset = 0, reg_count = 0;
1284
1285 va += image->offset + image->clear_value_offset;
1286
1287 if (!radv_image_has_htile(image))
1288 return;
1289
1290 if (aspects & VK_IMAGE_ASPECT_STENCIL_BIT) {
1291 ++reg_count;
1292 } else {
1293 ++reg_offset;
1294 va += 4;
1295 }
1296 if (aspects & VK_IMAGE_ASPECT_DEPTH_BIT)
1297 ++reg_count;
1298
1299 radeon_emit(cs, PKT3(PKT3_COPY_DATA, 4, 0));
1300 radeon_emit(cs, COPY_DATA_SRC_SEL(COPY_DATA_MEM) |
1301 COPY_DATA_DST_SEL(COPY_DATA_REG) |
1302 (reg_count == 2 ? COPY_DATA_COUNT_SEL : 0));
1303 radeon_emit(cs, va);
1304 radeon_emit(cs, va >> 32);
1305 radeon_emit(cs, (R_028028_DB_STENCIL_CLEAR + 4 * reg_offset) >> 2);
1306 radeon_emit(cs, 0);
1307
1308 radeon_emit(cs, PKT3(PKT3_PFP_SYNC_ME, 0, 0));
1309 radeon_emit(cs, 0);
1310 }
1311
1312 /*
1313 * With DCC some colors don't require CMASK elimination before being
1314 * used as a texture. This sets a predicate value to determine if the
1315 * cmask eliminate is required.
1316 */
1317 void
1318 radv_set_dcc_need_cmask_elim_pred(struct radv_cmd_buffer *cmd_buffer,
1319 struct radv_image *image,
1320 bool value)
1321 {
1322 uint64_t pred_val = value;
1323 uint64_t va = radv_buffer_get_va(image->bo);
1324 va += image->offset + image->dcc_pred_offset;
1325
1326 assert(radv_image_has_dcc(image));
1327
1328 radeon_emit(cmd_buffer->cs, PKT3(PKT3_WRITE_DATA, 4, 0));
1329 radeon_emit(cmd_buffer->cs, S_370_DST_SEL(V_370_MEM_ASYNC) |
1330 S_370_WR_CONFIRM(1) |
1331 S_370_ENGINE_SEL(V_370_PFP));
1332 radeon_emit(cmd_buffer->cs, va);
1333 radeon_emit(cmd_buffer->cs, va >> 32);
1334 radeon_emit(cmd_buffer->cs, pred_val);
1335 radeon_emit(cmd_buffer->cs, pred_val >> 32);
1336 }
1337
1338 /**
1339 * Update the fast clear color values if the image is bound as a color buffer.
1340 */
1341 static void
1342 radv_update_bound_fast_clear_color(struct radv_cmd_buffer *cmd_buffer,
1343 struct radv_image *image,
1344 int cb_idx,
1345 uint32_t color_values[2])
1346 {
1347 struct radv_framebuffer *framebuffer = cmd_buffer->state.framebuffer;
1348 const struct radv_subpass *subpass = cmd_buffer->state.subpass;
1349 struct radeon_cmdbuf *cs = cmd_buffer->cs;
1350 struct radv_attachment_info *att;
1351 uint32_t att_idx;
1352
1353 if (!framebuffer || !subpass)
1354 return;
1355
1356 att_idx = subpass->color_attachments[cb_idx].attachment;
1357 if (att_idx == VK_ATTACHMENT_UNUSED)
1358 return;
1359
1360 att = &framebuffer->attachments[att_idx];
1361 if (att->attachment->image != image)
1362 return;
1363
1364 radeon_set_context_reg_seq(cs, R_028C8C_CB_COLOR0_CLEAR_WORD0 + cb_idx * 0x3c, 2);
1365 radeon_emit(cs, color_values[0]);
1366 radeon_emit(cs, color_values[1]);
1367 }
1368
1369 /**
1370 * Set the clear color values to the image's metadata.
1371 */
1372 static void
1373 radv_set_color_clear_metadata(struct radv_cmd_buffer *cmd_buffer,
1374 struct radv_image *image,
1375 uint32_t color_values[2])
1376 {
1377 struct radeon_cmdbuf *cs = cmd_buffer->cs;
1378 uint64_t va = radv_buffer_get_va(image->bo);
1379
1380 va += image->offset + image->clear_value_offset;
1381
1382 assert(radv_image_has_cmask(image) || radv_image_has_dcc(image));
1383
1384 radeon_emit(cs, PKT3(PKT3_WRITE_DATA, 4, 0));
1385 radeon_emit(cs, S_370_DST_SEL(V_370_MEM_ASYNC) |
1386 S_370_WR_CONFIRM(1) |
1387 S_370_ENGINE_SEL(V_370_PFP));
1388 radeon_emit(cs, va);
1389 radeon_emit(cs, va >> 32);
1390 radeon_emit(cs, color_values[0]);
1391 radeon_emit(cs, color_values[1]);
1392 }
1393
1394 /**
1395 * Update the clear color values for this image.
1396 */
1397 void
1398 radv_update_color_clear_metadata(struct radv_cmd_buffer *cmd_buffer,
1399 struct radv_image *image,
1400 int cb_idx,
1401 uint32_t color_values[2])
1402 {
1403 assert(radv_image_has_cmask(image) || radv_image_has_dcc(image));
1404
1405 radv_set_color_clear_metadata(cmd_buffer, image, color_values);
1406
1407 radv_update_bound_fast_clear_color(cmd_buffer, image, cb_idx,
1408 color_values);
1409 }
1410
1411 /**
1412 * Load the clear color values from the image's metadata.
1413 */
1414 static void
1415 radv_load_color_clear_metadata(struct radv_cmd_buffer *cmd_buffer,
1416 struct radv_image *image,
1417 int cb_idx)
1418 {
1419 struct radeon_cmdbuf *cs = cmd_buffer->cs;
1420 uint64_t va = radv_buffer_get_va(image->bo);
1421
1422 va += image->offset + image->clear_value_offset;
1423
1424 if (!radv_image_has_cmask(image) && !radv_image_has_dcc(image))
1425 return;
1426
1427 uint32_t reg = R_028C8C_CB_COLOR0_CLEAR_WORD0 + cb_idx * 0x3c;
1428
1429 radeon_emit(cs, PKT3(PKT3_COPY_DATA, 4, cmd_buffer->state.predicating));
1430 radeon_emit(cs, COPY_DATA_SRC_SEL(COPY_DATA_MEM) |
1431 COPY_DATA_DST_SEL(COPY_DATA_REG) |
1432 COPY_DATA_COUNT_SEL);
1433 radeon_emit(cs, va);
1434 radeon_emit(cs, va >> 32);
1435 radeon_emit(cs, reg >> 2);
1436 radeon_emit(cs, 0);
1437
1438 radeon_emit(cs, PKT3(PKT3_PFP_SYNC_ME, 0, cmd_buffer->state.predicating));
1439 radeon_emit(cs, 0);
1440 }
1441
1442 static void
1443 radv_emit_framebuffer_state(struct radv_cmd_buffer *cmd_buffer)
1444 {
1445 int i;
1446 struct radv_framebuffer *framebuffer = cmd_buffer->state.framebuffer;
1447 const struct radv_subpass *subpass = cmd_buffer->state.subpass;
1448
1449 /* this may happen for inherited secondary recording */
1450 if (!framebuffer)
1451 return;
1452
1453 for (i = 0; i < 8; ++i) {
1454 if (i >= subpass->color_count || subpass->color_attachments[i].attachment == VK_ATTACHMENT_UNUSED) {
1455 radeon_set_context_reg(cmd_buffer->cs, R_028C70_CB_COLOR0_INFO + i * 0x3C,
1456 S_028C70_FORMAT(V_028C70_COLOR_INVALID));
1457 continue;
1458 }
1459
1460 int idx = subpass->color_attachments[i].attachment;
1461 struct radv_attachment_info *att = &framebuffer->attachments[idx];
1462 struct radv_image *image = att->attachment->image;
1463 VkImageLayout layout = subpass->color_attachments[i].layout;
1464
1465 radv_cs_add_buffer(cmd_buffer->device->ws, cmd_buffer->cs, att->attachment->bo);
1466
1467 assert(att->attachment->aspect_mask & VK_IMAGE_ASPECT_COLOR_BIT);
1468 radv_emit_fb_color_state(cmd_buffer, i, att, image, layout);
1469
1470 radv_load_color_clear_metadata(cmd_buffer, image, i);
1471 }
1472
1473 if(subpass->depth_stencil_attachment.attachment != VK_ATTACHMENT_UNUSED) {
1474 int idx = subpass->depth_stencil_attachment.attachment;
1475 VkImageLayout layout = subpass->depth_stencil_attachment.layout;
1476 struct radv_attachment_info *att = &framebuffer->attachments[idx];
1477 struct radv_image *image = att->attachment->image;
1478 radv_cs_add_buffer(cmd_buffer->device->ws, cmd_buffer->cs, att->attachment->bo);
1479 MAYBE_UNUSED uint32_t queue_mask = radv_image_queue_family_mask(image,
1480 cmd_buffer->queue_family_index,
1481 cmd_buffer->queue_family_index);
1482 /* We currently don't support writing decompressed HTILE */
1483 assert(radv_layout_has_htile(image, layout, queue_mask) ==
1484 radv_layout_is_htile_compressed(image, layout, queue_mask));
1485
1486 radv_emit_fb_ds_state(cmd_buffer, &att->ds, image, layout);
1487
1488 if (att->ds.offset_scale != cmd_buffer->state.offset_scale) {
1489 cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_DEPTH_BIAS;
1490 cmd_buffer->state.offset_scale = att->ds.offset_scale;
1491 }
1492 radv_load_ds_clear_metadata(cmd_buffer, image);
1493 } else {
1494 if (cmd_buffer->device->physical_device->rad_info.chip_class >= GFX9)
1495 radeon_set_context_reg_seq(cmd_buffer->cs, R_028038_DB_Z_INFO, 2);
1496 else
1497 radeon_set_context_reg_seq(cmd_buffer->cs, R_028040_DB_Z_INFO, 2);
1498
1499 radeon_emit(cmd_buffer->cs, S_028040_FORMAT(V_028040_Z_INVALID)); /* DB_Z_INFO */
1500 radeon_emit(cmd_buffer->cs, S_028044_FORMAT(V_028044_STENCIL_INVALID)); /* DB_STENCIL_INFO */
1501 }
1502 radeon_set_context_reg(cmd_buffer->cs, R_028208_PA_SC_WINDOW_SCISSOR_BR,
1503 S_028208_BR_X(framebuffer->width) |
1504 S_028208_BR_Y(framebuffer->height));
1505
1506 if (cmd_buffer->device->dfsm_allowed) {
1507 radeon_emit(cmd_buffer->cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
1508 radeon_emit(cmd_buffer->cs, EVENT_TYPE(V_028A90_BREAK_BATCH) | EVENT_INDEX(0));
1509 }
1510
1511 cmd_buffer->state.dirty &= ~RADV_CMD_DIRTY_FRAMEBUFFER;
1512 }
1513
1514 static void
1515 radv_emit_index_buffer(struct radv_cmd_buffer *cmd_buffer)
1516 {
1517 struct radeon_cmdbuf *cs = cmd_buffer->cs;
1518 struct radv_cmd_state *state = &cmd_buffer->state;
1519
1520 if (state->index_type != state->last_index_type) {
1521 if (cmd_buffer->device->physical_device->rad_info.chip_class >= GFX9) {
1522 radeon_set_uconfig_reg_idx(cs, R_03090C_VGT_INDEX_TYPE,
1523 2, state->index_type);
1524 } else {
1525 radeon_emit(cs, PKT3(PKT3_INDEX_TYPE, 0, 0));
1526 radeon_emit(cs, state->index_type);
1527 }
1528
1529 state->last_index_type = state->index_type;
1530 }
1531
1532 radeon_emit(cs, PKT3(PKT3_INDEX_BASE, 1, 0));
1533 radeon_emit(cs, state->index_va);
1534 radeon_emit(cs, state->index_va >> 32);
1535
1536 radeon_emit(cs, PKT3(PKT3_INDEX_BUFFER_SIZE, 0, 0));
1537 radeon_emit(cs, state->max_index_count);
1538
1539 cmd_buffer->state.dirty &= ~RADV_CMD_DIRTY_INDEX_BUFFER;
1540 }
1541
1542 void radv_set_db_count_control(struct radv_cmd_buffer *cmd_buffer)
1543 {
1544 bool has_perfect_queries = cmd_buffer->state.perfect_occlusion_queries_enabled;
1545 struct radv_pipeline *pipeline = cmd_buffer->state.pipeline;
1546 uint32_t pa_sc_mode_cntl_1 =
1547 pipeline ? pipeline->graphics.ms.pa_sc_mode_cntl_1 : 0;
1548 uint32_t db_count_control;
1549
1550 if(!cmd_buffer->state.active_occlusion_queries) {
1551 if (cmd_buffer->device->physical_device->rad_info.chip_class >= CIK) {
1552 if (G_028A4C_OUT_OF_ORDER_PRIMITIVE_ENABLE(pa_sc_mode_cntl_1) &&
1553 pipeline->graphics.disable_out_of_order_rast_for_occlusion &&
1554 has_perfect_queries) {
1555 /* Re-enable out-of-order rasterization if the
1556 * bound pipeline supports it and if it's has
1557 * been disabled before starting any perfect
1558 * occlusion queries.
1559 */
1560 radeon_set_context_reg(cmd_buffer->cs,
1561 R_028A4C_PA_SC_MODE_CNTL_1,
1562 pa_sc_mode_cntl_1);
1563 }
1564 }
1565 db_count_control = S_028004_ZPASS_INCREMENT_DISABLE(1);
1566 } else {
1567 const struct radv_subpass *subpass = cmd_buffer->state.subpass;
1568 uint32_t sample_rate = subpass ? util_logbase2(subpass->max_sample_count) : 0;
1569
1570 if (cmd_buffer->device->physical_device->rad_info.chip_class >= CIK) {
1571 db_count_control =
1572 S_028004_PERFECT_ZPASS_COUNTS(has_perfect_queries) |
1573 S_028004_SAMPLE_RATE(sample_rate) |
1574 S_028004_ZPASS_ENABLE(1) |
1575 S_028004_SLICE_EVEN_ENABLE(1) |
1576 S_028004_SLICE_ODD_ENABLE(1);
1577
1578 if (G_028A4C_OUT_OF_ORDER_PRIMITIVE_ENABLE(pa_sc_mode_cntl_1) &&
1579 pipeline->graphics.disable_out_of_order_rast_for_occlusion &&
1580 has_perfect_queries) {
1581 /* If the bound pipeline has enabled
1582 * out-of-order rasterization, we should
1583 * disable it before starting any perfect
1584 * occlusion queries.
1585 */
1586 pa_sc_mode_cntl_1 &= C_028A4C_OUT_OF_ORDER_PRIMITIVE_ENABLE;
1587
1588 radeon_set_context_reg(cmd_buffer->cs,
1589 R_028A4C_PA_SC_MODE_CNTL_1,
1590 pa_sc_mode_cntl_1);
1591 }
1592 } else {
1593 db_count_control = S_028004_PERFECT_ZPASS_COUNTS(1) |
1594 S_028004_SAMPLE_RATE(sample_rate);
1595 }
1596 }
1597
1598 radeon_set_context_reg(cmd_buffer->cs, R_028004_DB_COUNT_CONTROL, db_count_control);
1599 }
1600
1601 static void
1602 radv_cmd_buffer_flush_dynamic_state(struct radv_cmd_buffer *cmd_buffer)
1603 {
1604 uint32_t states = cmd_buffer->state.dirty & cmd_buffer->state.emitted_pipeline->graphics.needed_dynamic_state;
1605
1606 if (states & (RADV_CMD_DIRTY_DYNAMIC_VIEWPORT))
1607 radv_emit_viewport(cmd_buffer);
1608
1609 if (states & (RADV_CMD_DIRTY_DYNAMIC_SCISSOR | RADV_CMD_DIRTY_DYNAMIC_VIEWPORT) &&
1610 !cmd_buffer->device->physical_device->has_scissor_bug)
1611 radv_emit_scissor(cmd_buffer);
1612
1613 if (states & RADV_CMD_DIRTY_DYNAMIC_LINE_WIDTH)
1614 radv_emit_line_width(cmd_buffer);
1615
1616 if (states & RADV_CMD_DIRTY_DYNAMIC_BLEND_CONSTANTS)
1617 radv_emit_blend_constants(cmd_buffer);
1618
1619 if (states & (RADV_CMD_DIRTY_DYNAMIC_STENCIL_REFERENCE |
1620 RADV_CMD_DIRTY_DYNAMIC_STENCIL_WRITE_MASK |
1621 RADV_CMD_DIRTY_DYNAMIC_STENCIL_COMPARE_MASK))
1622 radv_emit_stencil(cmd_buffer);
1623
1624 if (states & RADV_CMD_DIRTY_DYNAMIC_DEPTH_BOUNDS)
1625 radv_emit_depth_bounds(cmd_buffer);
1626
1627 if (states & RADV_CMD_DIRTY_DYNAMIC_DEPTH_BIAS)
1628 radv_emit_depth_bias(cmd_buffer);
1629
1630 if (states & RADV_CMD_DIRTY_DYNAMIC_DISCARD_RECTANGLE)
1631 radv_emit_discard_rectangle(cmd_buffer);
1632
1633 cmd_buffer->state.dirty &= ~states;
1634 }
1635
1636 static void
1637 radv_flush_push_descriptors(struct radv_cmd_buffer *cmd_buffer,
1638 VkPipelineBindPoint bind_point)
1639 {
1640 struct radv_descriptor_state *descriptors_state =
1641 radv_get_descriptors_state(cmd_buffer, bind_point);
1642 struct radv_descriptor_set *set = &descriptors_state->push_set.set;
1643 unsigned bo_offset;
1644
1645 if (!radv_cmd_buffer_upload_data(cmd_buffer, set->size, 32,
1646 set->mapped_ptr,
1647 &bo_offset))
1648 return;
1649
1650 set->va = radv_buffer_get_va(cmd_buffer->upload.upload_bo);
1651 set->va += bo_offset;
1652 }
1653
1654 static void
1655 radv_flush_indirect_descriptor_sets(struct radv_cmd_buffer *cmd_buffer,
1656 VkPipelineBindPoint bind_point)
1657 {
1658 struct radv_descriptor_state *descriptors_state =
1659 radv_get_descriptors_state(cmd_buffer, bind_point);
1660 uint8_t ptr_size = HAVE_32BIT_POINTERS ? 1 : 2;
1661 uint32_t size = MAX_SETS * 4 * ptr_size;
1662 uint32_t offset;
1663 void *ptr;
1664
1665 if (!radv_cmd_buffer_upload_alloc(cmd_buffer, size,
1666 256, &offset, &ptr))
1667 return;
1668
1669 for (unsigned i = 0; i < MAX_SETS; i++) {
1670 uint32_t *uptr = ((uint32_t *)ptr) + i * ptr_size;
1671 uint64_t set_va = 0;
1672 struct radv_descriptor_set *set = descriptors_state->sets[i];
1673 if (descriptors_state->valid & (1u << i))
1674 set_va = set->va;
1675 uptr[0] = set_va & 0xffffffff;
1676 if (ptr_size == 2)
1677 uptr[1] = set_va >> 32;
1678 }
1679
1680 uint64_t va = radv_buffer_get_va(cmd_buffer->upload.upload_bo);
1681 va += offset;
1682
1683 if (cmd_buffer->state.pipeline) {
1684 if (cmd_buffer->state.pipeline->shaders[MESA_SHADER_VERTEX])
1685 radv_emit_userdata_address(cmd_buffer, cmd_buffer->state.pipeline, MESA_SHADER_VERTEX,
1686 AC_UD_INDIRECT_DESCRIPTOR_SETS, va);
1687
1688 if (cmd_buffer->state.pipeline->shaders[MESA_SHADER_FRAGMENT])
1689 radv_emit_userdata_address(cmd_buffer, cmd_buffer->state.pipeline, MESA_SHADER_FRAGMENT,
1690 AC_UD_INDIRECT_DESCRIPTOR_SETS, va);
1691
1692 if (radv_pipeline_has_gs(cmd_buffer->state.pipeline))
1693 radv_emit_userdata_address(cmd_buffer, cmd_buffer->state.pipeline, MESA_SHADER_GEOMETRY,
1694 AC_UD_INDIRECT_DESCRIPTOR_SETS, va);
1695
1696 if (radv_pipeline_has_tess(cmd_buffer->state.pipeline))
1697 radv_emit_userdata_address(cmd_buffer, cmd_buffer->state.pipeline, MESA_SHADER_TESS_CTRL,
1698 AC_UD_INDIRECT_DESCRIPTOR_SETS, va);
1699
1700 if (radv_pipeline_has_tess(cmd_buffer->state.pipeline))
1701 radv_emit_userdata_address(cmd_buffer, cmd_buffer->state.pipeline, MESA_SHADER_TESS_EVAL,
1702 AC_UD_INDIRECT_DESCRIPTOR_SETS, va);
1703 }
1704
1705 if (cmd_buffer->state.compute_pipeline)
1706 radv_emit_userdata_address(cmd_buffer, cmd_buffer->state.compute_pipeline, MESA_SHADER_COMPUTE,
1707 AC_UD_INDIRECT_DESCRIPTOR_SETS, va);
1708 }
1709
1710 static void
1711 radv_flush_descriptors(struct radv_cmd_buffer *cmd_buffer,
1712 VkShaderStageFlags stages)
1713 {
1714 VkPipelineBindPoint bind_point = stages & VK_SHADER_STAGE_COMPUTE_BIT ?
1715 VK_PIPELINE_BIND_POINT_COMPUTE :
1716 VK_PIPELINE_BIND_POINT_GRAPHICS;
1717 struct radv_descriptor_state *descriptors_state =
1718 radv_get_descriptors_state(cmd_buffer, bind_point);
1719 struct radv_cmd_state *state = &cmd_buffer->state;
1720 bool flush_indirect_descriptors;
1721
1722 if (!descriptors_state->dirty)
1723 return;
1724
1725 if (descriptors_state->push_dirty)
1726 radv_flush_push_descriptors(cmd_buffer, bind_point);
1727
1728 flush_indirect_descriptors =
1729 (bind_point == VK_PIPELINE_BIND_POINT_GRAPHICS &&
1730 state->pipeline && state->pipeline->need_indirect_descriptor_sets) ||
1731 (bind_point == VK_PIPELINE_BIND_POINT_COMPUTE &&
1732 state->compute_pipeline && state->compute_pipeline->need_indirect_descriptor_sets);
1733
1734 if (flush_indirect_descriptors)
1735 radv_flush_indirect_descriptor_sets(cmd_buffer, bind_point);
1736
1737 MAYBE_UNUSED unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws,
1738 cmd_buffer->cs,
1739 MAX_SETS * MESA_SHADER_STAGES * 4);
1740
1741 if (cmd_buffer->state.pipeline) {
1742 radv_foreach_stage(stage, stages) {
1743 if (!cmd_buffer->state.pipeline->shaders[stage])
1744 continue;
1745
1746 radv_emit_descriptor_pointers(cmd_buffer,
1747 cmd_buffer->state.pipeline,
1748 descriptors_state, stage);
1749 }
1750 }
1751
1752 if (cmd_buffer->state.compute_pipeline &&
1753 (stages & VK_SHADER_STAGE_COMPUTE_BIT)) {
1754 radv_emit_descriptor_pointers(cmd_buffer,
1755 cmd_buffer->state.compute_pipeline,
1756 descriptors_state,
1757 MESA_SHADER_COMPUTE);
1758 }
1759
1760 descriptors_state->dirty = 0;
1761 descriptors_state->push_dirty = false;
1762
1763 assert(cmd_buffer->cs->cdw <= cdw_max);
1764
1765 if (unlikely(cmd_buffer->device->trace_bo))
1766 radv_save_descriptors(cmd_buffer, bind_point);
1767 }
1768
1769 static void
1770 radv_flush_constants(struct radv_cmd_buffer *cmd_buffer,
1771 VkShaderStageFlags stages)
1772 {
1773 struct radv_pipeline *pipeline = stages & VK_SHADER_STAGE_COMPUTE_BIT
1774 ? cmd_buffer->state.compute_pipeline
1775 : cmd_buffer->state.pipeline;
1776 VkPipelineBindPoint bind_point = stages & VK_SHADER_STAGE_COMPUTE_BIT ?
1777 VK_PIPELINE_BIND_POINT_COMPUTE :
1778 VK_PIPELINE_BIND_POINT_GRAPHICS;
1779 struct radv_descriptor_state *descriptors_state =
1780 radv_get_descriptors_state(cmd_buffer, bind_point);
1781 struct radv_pipeline_layout *layout = pipeline->layout;
1782 struct radv_shader_variant *shader, *prev_shader;
1783 unsigned offset;
1784 void *ptr;
1785 uint64_t va;
1786
1787 stages &= cmd_buffer->push_constant_stages;
1788 if (!stages ||
1789 (!layout->push_constant_size && !layout->dynamic_offset_count))
1790 return;
1791
1792 if (!radv_cmd_buffer_upload_alloc(cmd_buffer, layout->push_constant_size +
1793 16 * layout->dynamic_offset_count,
1794 256, &offset, &ptr))
1795 return;
1796
1797 memcpy(ptr, cmd_buffer->push_constants, layout->push_constant_size);
1798 memcpy((char*)ptr + layout->push_constant_size,
1799 descriptors_state->dynamic_buffers,
1800 16 * layout->dynamic_offset_count);
1801
1802 va = radv_buffer_get_va(cmd_buffer->upload.upload_bo);
1803 va += offset;
1804
1805 MAYBE_UNUSED unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws,
1806 cmd_buffer->cs, MESA_SHADER_STAGES * 4);
1807
1808 prev_shader = NULL;
1809 radv_foreach_stage(stage, stages) {
1810 shader = radv_get_shader(pipeline, stage);
1811
1812 /* Avoid redundantly emitting the address for merged stages. */
1813 if (shader && shader != prev_shader) {
1814 radv_emit_userdata_address(cmd_buffer, pipeline, stage,
1815 AC_UD_PUSH_CONSTANTS, va);
1816
1817 prev_shader = shader;
1818 }
1819 }
1820
1821 cmd_buffer->push_constant_stages &= ~stages;
1822 assert(cmd_buffer->cs->cdw <= cdw_max);
1823 }
1824
1825 static void
1826 radv_flush_vertex_descriptors(struct radv_cmd_buffer *cmd_buffer,
1827 bool pipeline_is_dirty)
1828 {
1829 if ((pipeline_is_dirty ||
1830 (cmd_buffer->state.dirty & RADV_CMD_DIRTY_VERTEX_BUFFER)) &&
1831 cmd_buffer->state.pipeline->vertex_elements.count &&
1832 radv_get_shader(cmd_buffer->state.pipeline, MESA_SHADER_VERTEX)->info.info.vs.has_vertex_buffers) {
1833 struct radv_vertex_elements_info *velems = &cmd_buffer->state.pipeline->vertex_elements;
1834 unsigned vb_offset;
1835 void *vb_ptr;
1836 uint32_t i = 0;
1837 uint32_t count = velems->count;
1838 uint64_t va;
1839
1840 /* allocate some descriptor state for vertex buffers */
1841 if (!radv_cmd_buffer_upload_alloc(cmd_buffer, count * 16, 256,
1842 &vb_offset, &vb_ptr))
1843 return;
1844
1845 for (i = 0; i < count; i++) {
1846 uint32_t *desc = &((uint32_t *)vb_ptr)[i * 4];
1847 uint32_t offset;
1848 int vb = velems->binding[i];
1849 struct radv_buffer *buffer = cmd_buffer->vertex_bindings[vb].buffer;
1850 uint32_t stride = cmd_buffer->state.pipeline->binding_stride[vb];
1851
1852 va = radv_buffer_get_va(buffer->bo);
1853
1854 offset = cmd_buffer->vertex_bindings[vb].offset + velems->offset[i];
1855 va += offset + buffer->offset;
1856 desc[0] = va;
1857 desc[1] = S_008F04_BASE_ADDRESS_HI(va >> 32) | S_008F04_STRIDE(stride);
1858 if (cmd_buffer->device->physical_device->rad_info.chip_class <= CIK && stride)
1859 desc[2] = (buffer->size - offset - velems->format_size[i]) / stride + 1;
1860 else
1861 desc[2] = buffer->size - offset;
1862 desc[3] = velems->rsrc_word3[i];
1863 }
1864
1865 va = radv_buffer_get_va(cmd_buffer->upload.upload_bo);
1866 va += vb_offset;
1867
1868 radv_emit_userdata_address(cmd_buffer, cmd_buffer->state.pipeline, MESA_SHADER_VERTEX,
1869 AC_UD_VS_VERTEX_BUFFERS, va);
1870
1871 cmd_buffer->state.vb_va = va;
1872 cmd_buffer->state.vb_size = count * 16;
1873 cmd_buffer->state.prefetch_L2_mask |= RADV_PREFETCH_VBO_DESCRIPTORS;
1874 }
1875 cmd_buffer->state.dirty &= ~RADV_CMD_DIRTY_VERTEX_BUFFER;
1876 }
1877
1878 static void
1879 radv_upload_graphics_shader_descriptors(struct radv_cmd_buffer *cmd_buffer, bool pipeline_is_dirty)
1880 {
1881 radv_flush_vertex_descriptors(cmd_buffer, pipeline_is_dirty);
1882 radv_flush_descriptors(cmd_buffer, VK_SHADER_STAGE_ALL_GRAPHICS);
1883 radv_flush_constants(cmd_buffer, VK_SHADER_STAGE_ALL_GRAPHICS);
1884 }
1885
1886 static void
1887 radv_emit_draw_registers(struct radv_cmd_buffer *cmd_buffer, bool indexed_draw,
1888 bool instanced_draw, bool indirect_draw,
1889 uint32_t draw_vertex_count)
1890 {
1891 struct radeon_info *info = &cmd_buffer->device->physical_device->rad_info;
1892 struct radv_cmd_state *state = &cmd_buffer->state;
1893 struct radeon_cmdbuf *cs = cmd_buffer->cs;
1894 uint32_t ia_multi_vgt_param;
1895 int32_t primitive_reset_en;
1896
1897 /* Draw state. */
1898 ia_multi_vgt_param =
1899 si_get_ia_multi_vgt_param(cmd_buffer, instanced_draw,
1900 indirect_draw, draw_vertex_count);
1901
1902 if (state->last_ia_multi_vgt_param != ia_multi_vgt_param) {
1903 if (info->chip_class >= GFX9) {
1904 radeon_set_uconfig_reg_idx(cs,
1905 R_030960_IA_MULTI_VGT_PARAM,
1906 4, ia_multi_vgt_param);
1907 } else if (info->chip_class >= CIK) {
1908 radeon_set_context_reg_idx(cs,
1909 R_028AA8_IA_MULTI_VGT_PARAM,
1910 1, ia_multi_vgt_param);
1911 } else {
1912 radeon_set_context_reg(cs, R_028AA8_IA_MULTI_VGT_PARAM,
1913 ia_multi_vgt_param);
1914 }
1915 state->last_ia_multi_vgt_param = ia_multi_vgt_param;
1916 }
1917
1918 /* Primitive restart. */
1919 primitive_reset_en =
1920 indexed_draw && state->pipeline->graphics.prim_restart_enable;
1921
1922 if (primitive_reset_en != state->last_primitive_reset_en) {
1923 state->last_primitive_reset_en = primitive_reset_en;
1924 if (info->chip_class >= GFX9) {
1925 radeon_set_uconfig_reg(cs,
1926 R_03092C_VGT_MULTI_PRIM_IB_RESET_EN,
1927 primitive_reset_en);
1928 } else {
1929 radeon_set_context_reg(cs,
1930 R_028A94_VGT_MULTI_PRIM_IB_RESET_EN,
1931 primitive_reset_en);
1932 }
1933 }
1934
1935 if (primitive_reset_en) {
1936 uint32_t primitive_reset_index =
1937 state->index_type ? 0xffffffffu : 0xffffu;
1938
1939 if (primitive_reset_index != state->last_primitive_reset_index) {
1940 radeon_set_context_reg(cs,
1941 R_02840C_VGT_MULTI_PRIM_IB_RESET_INDX,
1942 primitive_reset_index);
1943 state->last_primitive_reset_index = primitive_reset_index;
1944 }
1945 }
1946 }
1947
1948 static void radv_stage_flush(struct radv_cmd_buffer *cmd_buffer,
1949 VkPipelineStageFlags src_stage_mask)
1950 {
1951 if (src_stage_mask & (VK_PIPELINE_STAGE_COMPUTE_SHADER_BIT |
1952 VK_PIPELINE_STAGE_TRANSFER_BIT |
1953 VK_PIPELINE_STAGE_BOTTOM_OF_PIPE_BIT |
1954 VK_PIPELINE_STAGE_ALL_COMMANDS_BIT)) {
1955 cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_CS_PARTIAL_FLUSH;
1956 }
1957
1958 if (src_stage_mask & (VK_PIPELINE_STAGE_FRAGMENT_SHADER_BIT |
1959 VK_PIPELINE_STAGE_EARLY_FRAGMENT_TESTS_BIT |
1960 VK_PIPELINE_STAGE_LATE_FRAGMENT_TESTS_BIT |
1961 VK_PIPELINE_STAGE_COLOR_ATTACHMENT_OUTPUT_BIT |
1962 VK_PIPELINE_STAGE_TRANSFER_BIT |
1963 VK_PIPELINE_STAGE_BOTTOM_OF_PIPE_BIT |
1964 VK_PIPELINE_STAGE_ALL_GRAPHICS_BIT |
1965 VK_PIPELINE_STAGE_ALL_COMMANDS_BIT)) {
1966 cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_PS_PARTIAL_FLUSH;
1967 } else if (src_stage_mask & (VK_PIPELINE_STAGE_DRAW_INDIRECT_BIT |
1968 VK_PIPELINE_STAGE_VERTEX_INPUT_BIT |
1969 VK_PIPELINE_STAGE_VERTEX_SHADER_BIT |
1970 VK_PIPELINE_STAGE_TESSELLATION_CONTROL_SHADER_BIT |
1971 VK_PIPELINE_STAGE_TESSELLATION_EVALUATION_SHADER_BIT |
1972 VK_PIPELINE_STAGE_GEOMETRY_SHADER_BIT)) {
1973 cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_VS_PARTIAL_FLUSH;
1974 }
1975 }
1976
1977 static enum radv_cmd_flush_bits
1978 radv_src_access_flush(struct radv_cmd_buffer *cmd_buffer,
1979 VkAccessFlags src_flags,
1980 struct radv_image *image)
1981 {
1982 bool flush_CB_meta = true, flush_DB_meta = true;
1983 enum radv_cmd_flush_bits flush_bits = 0;
1984 uint32_t b;
1985
1986 if (image) {
1987 if (!radv_image_has_CB_metadata(image))
1988 flush_CB_meta = false;
1989 if (!radv_image_has_htile(image))
1990 flush_DB_meta = false;
1991 }
1992
1993 for_each_bit(b, src_flags) {
1994 switch ((VkAccessFlagBits)(1 << b)) {
1995 case VK_ACCESS_SHADER_WRITE_BIT:
1996 flush_bits |= RADV_CMD_FLAG_WRITEBACK_GLOBAL_L2;
1997 break;
1998 case VK_ACCESS_COLOR_ATTACHMENT_WRITE_BIT:
1999 flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_CB;
2000 if (flush_CB_meta)
2001 flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_CB_META;
2002 break;
2003 case VK_ACCESS_DEPTH_STENCIL_ATTACHMENT_WRITE_BIT:
2004 flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_DB;
2005 if (flush_DB_meta)
2006 flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_DB_META;
2007 break;
2008 case VK_ACCESS_TRANSFER_WRITE_BIT:
2009 flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_CB |
2010 RADV_CMD_FLAG_FLUSH_AND_INV_DB |
2011 RADV_CMD_FLAG_INV_GLOBAL_L2;
2012
2013 if (flush_CB_meta)
2014 flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_CB_META;
2015 if (flush_DB_meta)
2016 flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_DB_META;
2017 break;
2018 default:
2019 break;
2020 }
2021 }
2022 return flush_bits;
2023 }
2024
2025 static enum radv_cmd_flush_bits
2026 radv_dst_access_flush(struct radv_cmd_buffer *cmd_buffer,
2027 VkAccessFlags dst_flags,
2028 struct radv_image *image)
2029 {
2030 bool flush_CB_meta = true, flush_DB_meta = true;
2031 enum radv_cmd_flush_bits flush_bits = 0;
2032 bool flush_CB = true, flush_DB = true;
2033 bool image_is_coherent = false;
2034 uint32_t b;
2035
2036 if (image) {
2037 if (!(image->usage & VK_IMAGE_USAGE_STORAGE_BIT)) {
2038 flush_CB = false;
2039 flush_DB = false;
2040 }
2041
2042 if (!radv_image_has_CB_metadata(image))
2043 flush_CB_meta = false;
2044 if (!radv_image_has_htile(image))
2045 flush_DB_meta = false;
2046
2047 if (cmd_buffer->device->physical_device->rad_info.chip_class >= GFX9) {
2048 if (image->info.samples == 1 &&
2049 (image->usage & (VK_IMAGE_USAGE_COLOR_ATTACHMENT_BIT |
2050 VK_IMAGE_USAGE_DEPTH_STENCIL_ATTACHMENT_BIT)) &&
2051 !vk_format_is_stencil(image->vk_format)) {
2052 /* Single-sample color and single-sample depth
2053 * (not stencil) are coherent with shaders on
2054 * GFX9.
2055 */
2056 image_is_coherent = true;
2057 }
2058 }
2059 }
2060
2061 for_each_bit(b, dst_flags) {
2062 switch ((VkAccessFlagBits)(1 << b)) {
2063 case VK_ACCESS_INDIRECT_COMMAND_READ_BIT:
2064 case VK_ACCESS_INDEX_READ_BIT:
2065 break;
2066 case VK_ACCESS_UNIFORM_READ_BIT:
2067 flush_bits |= RADV_CMD_FLAG_INV_VMEM_L1 | RADV_CMD_FLAG_INV_SMEM_L1;
2068 break;
2069 case VK_ACCESS_VERTEX_ATTRIBUTE_READ_BIT:
2070 case VK_ACCESS_TRANSFER_READ_BIT:
2071 case VK_ACCESS_INPUT_ATTACHMENT_READ_BIT:
2072 flush_bits |= RADV_CMD_FLAG_INV_VMEM_L1 |
2073 RADV_CMD_FLAG_INV_GLOBAL_L2;
2074 break;
2075 case VK_ACCESS_SHADER_READ_BIT:
2076 flush_bits |= RADV_CMD_FLAG_INV_VMEM_L1;
2077
2078 if (!image_is_coherent)
2079 flush_bits |= RADV_CMD_FLAG_INV_GLOBAL_L2;
2080 break;
2081 case VK_ACCESS_COLOR_ATTACHMENT_READ_BIT:
2082 if (flush_CB)
2083 flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_CB;
2084 if (flush_CB_meta)
2085 flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_CB_META;
2086 break;
2087 case VK_ACCESS_DEPTH_STENCIL_ATTACHMENT_READ_BIT:
2088 if (flush_DB)
2089 flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_DB;
2090 if (flush_DB_meta)
2091 flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_DB_META;
2092 break;
2093 default:
2094 break;
2095 }
2096 }
2097 return flush_bits;
2098 }
2099
2100 void radv_subpass_barrier(struct radv_cmd_buffer *cmd_buffer,
2101 const struct radv_subpass_barrier *barrier)
2102 {
2103 cmd_buffer->state.flush_bits |= radv_src_access_flush(cmd_buffer, barrier->src_access_mask,
2104 NULL);
2105 radv_stage_flush(cmd_buffer, barrier->src_stage_mask);
2106 cmd_buffer->state.flush_bits |= radv_dst_access_flush(cmd_buffer, barrier->dst_access_mask,
2107 NULL);
2108 }
2109
2110 static void radv_handle_subpass_image_transition(struct radv_cmd_buffer *cmd_buffer,
2111 struct radv_subpass_attachment att)
2112 {
2113 unsigned idx = att.attachment;
2114 struct radv_image_view *view = cmd_buffer->state.framebuffer->attachments[idx].attachment;
2115 VkImageSubresourceRange range;
2116 range.aspectMask = 0;
2117 range.baseMipLevel = view->base_mip;
2118 range.levelCount = 1;
2119 range.baseArrayLayer = view->base_layer;
2120 range.layerCount = cmd_buffer->state.framebuffer->layers;
2121
2122 radv_handle_image_transition(cmd_buffer,
2123 view->image,
2124 cmd_buffer->state.attachments[idx].current_layout,
2125 att.layout, 0, 0, &range,
2126 cmd_buffer->state.attachments[idx].pending_clear_aspects);
2127
2128 cmd_buffer->state.attachments[idx].current_layout = att.layout;
2129
2130
2131 }
2132
2133 void
2134 radv_cmd_buffer_set_subpass(struct radv_cmd_buffer *cmd_buffer,
2135 const struct radv_subpass *subpass, bool transitions)
2136 {
2137 if (transitions) {
2138 radv_subpass_barrier(cmd_buffer, &subpass->start_barrier);
2139
2140 for (unsigned i = 0; i < subpass->color_count; ++i) {
2141 if (subpass->color_attachments[i].attachment != VK_ATTACHMENT_UNUSED)
2142 radv_handle_subpass_image_transition(cmd_buffer,
2143 subpass->color_attachments[i]);
2144 }
2145
2146 for (unsigned i = 0; i < subpass->input_count; ++i) {
2147 radv_handle_subpass_image_transition(cmd_buffer,
2148 subpass->input_attachments[i]);
2149 }
2150
2151 if (subpass->depth_stencil_attachment.attachment != VK_ATTACHMENT_UNUSED) {
2152 radv_handle_subpass_image_transition(cmd_buffer,
2153 subpass->depth_stencil_attachment);
2154 }
2155 }
2156
2157 cmd_buffer->state.subpass = subpass;
2158
2159 cmd_buffer->state.dirty |= RADV_CMD_DIRTY_FRAMEBUFFER;
2160 }
2161
2162 static VkResult
2163 radv_cmd_state_setup_attachments(struct radv_cmd_buffer *cmd_buffer,
2164 struct radv_render_pass *pass,
2165 const VkRenderPassBeginInfo *info)
2166 {
2167 struct radv_cmd_state *state = &cmd_buffer->state;
2168
2169 if (pass->attachment_count == 0) {
2170 state->attachments = NULL;
2171 return VK_SUCCESS;
2172 }
2173
2174 state->attachments = vk_alloc(&cmd_buffer->pool->alloc,
2175 pass->attachment_count *
2176 sizeof(state->attachments[0]),
2177 8, VK_SYSTEM_ALLOCATION_SCOPE_OBJECT);
2178 if (state->attachments == NULL) {
2179 cmd_buffer->record_result = VK_ERROR_OUT_OF_HOST_MEMORY;
2180 return cmd_buffer->record_result;
2181 }
2182
2183 for (uint32_t i = 0; i < pass->attachment_count; ++i) {
2184 struct radv_render_pass_attachment *att = &pass->attachments[i];
2185 VkImageAspectFlags att_aspects = vk_format_aspects(att->format);
2186 VkImageAspectFlags clear_aspects = 0;
2187
2188 if (att_aspects == VK_IMAGE_ASPECT_COLOR_BIT) {
2189 /* color attachment */
2190 if (att->load_op == VK_ATTACHMENT_LOAD_OP_CLEAR) {
2191 clear_aspects |= VK_IMAGE_ASPECT_COLOR_BIT;
2192 }
2193 } else {
2194 /* depthstencil attachment */
2195 if ((att_aspects & VK_IMAGE_ASPECT_DEPTH_BIT) &&
2196 att->load_op == VK_ATTACHMENT_LOAD_OP_CLEAR) {
2197 clear_aspects |= VK_IMAGE_ASPECT_DEPTH_BIT;
2198 if ((att_aspects & VK_IMAGE_ASPECT_STENCIL_BIT) &&
2199 att->stencil_load_op == VK_ATTACHMENT_LOAD_OP_DONT_CARE)
2200 clear_aspects |= VK_IMAGE_ASPECT_STENCIL_BIT;
2201 }
2202 if ((att_aspects & VK_IMAGE_ASPECT_STENCIL_BIT) &&
2203 att->stencil_load_op == VK_ATTACHMENT_LOAD_OP_CLEAR) {
2204 clear_aspects |= VK_IMAGE_ASPECT_STENCIL_BIT;
2205 }
2206 }
2207
2208 state->attachments[i].pending_clear_aspects = clear_aspects;
2209 state->attachments[i].cleared_views = 0;
2210 if (clear_aspects && info) {
2211 assert(info->clearValueCount > i);
2212 state->attachments[i].clear_value = info->pClearValues[i];
2213 }
2214
2215 state->attachments[i].current_layout = att->initial_layout;
2216 }
2217
2218 return VK_SUCCESS;
2219 }
2220
2221 VkResult radv_AllocateCommandBuffers(
2222 VkDevice _device,
2223 const VkCommandBufferAllocateInfo *pAllocateInfo,
2224 VkCommandBuffer *pCommandBuffers)
2225 {
2226 RADV_FROM_HANDLE(radv_device, device, _device);
2227 RADV_FROM_HANDLE(radv_cmd_pool, pool, pAllocateInfo->commandPool);
2228
2229 VkResult result = VK_SUCCESS;
2230 uint32_t i;
2231
2232 for (i = 0; i < pAllocateInfo->commandBufferCount; i++) {
2233
2234 if (!list_empty(&pool->free_cmd_buffers)) {
2235 struct radv_cmd_buffer *cmd_buffer = list_first_entry(&pool->free_cmd_buffers, struct radv_cmd_buffer, pool_link);
2236
2237 list_del(&cmd_buffer->pool_link);
2238 list_addtail(&cmd_buffer->pool_link, &pool->cmd_buffers);
2239
2240 result = radv_reset_cmd_buffer(cmd_buffer);
2241 cmd_buffer->_loader_data.loaderMagic = ICD_LOADER_MAGIC;
2242 cmd_buffer->level = pAllocateInfo->level;
2243
2244 pCommandBuffers[i] = radv_cmd_buffer_to_handle(cmd_buffer);
2245 } else {
2246 result = radv_create_cmd_buffer(device, pool, pAllocateInfo->level,
2247 &pCommandBuffers[i]);
2248 }
2249 if (result != VK_SUCCESS)
2250 break;
2251 }
2252
2253 if (result != VK_SUCCESS) {
2254 radv_FreeCommandBuffers(_device, pAllocateInfo->commandPool,
2255 i, pCommandBuffers);
2256
2257 /* From the Vulkan 1.0.66 spec:
2258 *
2259 * "vkAllocateCommandBuffers can be used to create multiple
2260 * command buffers. If the creation of any of those command
2261 * buffers fails, the implementation must destroy all
2262 * successfully created command buffer objects from this
2263 * command, set all entries of the pCommandBuffers array to
2264 * NULL and return the error."
2265 */
2266 memset(pCommandBuffers, 0,
2267 sizeof(*pCommandBuffers) * pAllocateInfo->commandBufferCount);
2268 }
2269
2270 return result;
2271 }
2272
2273 void radv_FreeCommandBuffers(
2274 VkDevice device,
2275 VkCommandPool commandPool,
2276 uint32_t commandBufferCount,
2277 const VkCommandBuffer *pCommandBuffers)
2278 {
2279 for (uint32_t i = 0; i < commandBufferCount; i++) {
2280 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, pCommandBuffers[i]);
2281
2282 if (cmd_buffer) {
2283 if (cmd_buffer->pool) {
2284 list_del(&cmd_buffer->pool_link);
2285 list_addtail(&cmd_buffer->pool_link, &cmd_buffer->pool->free_cmd_buffers);
2286 } else
2287 radv_cmd_buffer_destroy(cmd_buffer);
2288
2289 }
2290 }
2291 }
2292
2293 VkResult radv_ResetCommandBuffer(
2294 VkCommandBuffer commandBuffer,
2295 VkCommandBufferResetFlags flags)
2296 {
2297 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2298 return radv_reset_cmd_buffer(cmd_buffer);
2299 }
2300
2301 VkResult radv_BeginCommandBuffer(
2302 VkCommandBuffer commandBuffer,
2303 const VkCommandBufferBeginInfo *pBeginInfo)
2304 {
2305 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2306 VkResult result = VK_SUCCESS;
2307
2308 if (cmd_buffer->status != RADV_CMD_BUFFER_STATUS_INITIAL) {
2309 /* If the command buffer has already been resetted with
2310 * vkResetCommandBuffer, no need to do it again.
2311 */
2312 result = radv_reset_cmd_buffer(cmd_buffer);
2313 if (result != VK_SUCCESS)
2314 return result;
2315 }
2316
2317 memset(&cmd_buffer->state, 0, sizeof(cmd_buffer->state));
2318 cmd_buffer->state.last_primitive_reset_en = -1;
2319 cmd_buffer->state.last_index_type = -1;
2320 cmd_buffer->state.last_num_instances = -1;
2321 cmd_buffer->state.last_vertex_offset = -1;
2322 cmd_buffer->state.last_first_instance = -1;
2323 cmd_buffer->state.predication_type = -1;
2324 cmd_buffer->usage_flags = pBeginInfo->flags;
2325
2326 if (cmd_buffer->level == VK_COMMAND_BUFFER_LEVEL_SECONDARY &&
2327 (pBeginInfo->flags & VK_COMMAND_BUFFER_USAGE_RENDER_PASS_CONTINUE_BIT)) {
2328 assert(pBeginInfo->pInheritanceInfo);
2329 cmd_buffer->state.framebuffer = radv_framebuffer_from_handle(pBeginInfo->pInheritanceInfo->framebuffer);
2330 cmd_buffer->state.pass = radv_render_pass_from_handle(pBeginInfo->pInheritanceInfo->renderPass);
2331
2332 struct radv_subpass *subpass =
2333 &cmd_buffer->state.pass->subpasses[pBeginInfo->pInheritanceInfo->subpass];
2334
2335 result = radv_cmd_state_setup_attachments(cmd_buffer, cmd_buffer->state.pass, NULL);
2336 if (result != VK_SUCCESS)
2337 return result;
2338
2339 radv_cmd_buffer_set_subpass(cmd_buffer, subpass, false);
2340 }
2341
2342 if (unlikely(cmd_buffer->device->trace_bo)) {
2343 struct radv_device *device = cmd_buffer->device;
2344
2345 radv_cs_add_buffer(device->ws, cmd_buffer->cs,
2346 device->trace_bo);
2347
2348 radv_cmd_buffer_trace_emit(cmd_buffer);
2349 }
2350
2351 cmd_buffer->status = RADV_CMD_BUFFER_STATUS_RECORDING;
2352
2353 return result;
2354 }
2355
2356 void radv_CmdBindVertexBuffers(
2357 VkCommandBuffer commandBuffer,
2358 uint32_t firstBinding,
2359 uint32_t bindingCount,
2360 const VkBuffer* pBuffers,
2361 const VkDeviceSize* pOffsets)
2362 {
2363 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2364 struct radv_vertex_binding *vb = cmd_buffer->vertex_bindings;
2365 bool changed = false;
2366
2367 /* We have to defer setting up vertex buffer since we need the buffer
2368 * stride from the pipeline. */
2369
2370 assert(firstBinding + bindingCount <= MAX_VBS);
2371 for (uint32_t i = 0; i < bindingCount; i++) {
2372 uint32_t idx = firstBinding + i;
2373
2374 if (!changed &&
2375 (vb[idx].buffer != radv_buffer_from_handle(pBuffers[i]) ||
2376 vb[idx].offset != pOffsets[i])) {
2377 changed = true;
2378 }
2379
2380 vb[idx].buffer = radv_buffer_from_handle(pBuffers[i]);
2381 vb[idx].offset = pOffsets[i];
2382
2383 radv_cs_add_buffer(cmd_buffer->device->ws, cmd_buffer->cs,
2384 vb[idx].buffer->bo);
2385 }
2386
2387 if (!changed) {
2388 /* No state changes. */
2389 return;
2390 }
2391
2392 cmd_buffer->state.dirty |= RADV_CMD_DIRTY_VERTEX_BUFFER;
2393 }
2394
2395 void radv_CmdBindIndexBuffer(
2396 VkCommandBuffer commandBuffer,
2397 VkBuffer buffer,
2398 VkDeviceSize offset,
2399 VkIndexType indexType)
2400 {
2401 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2402 RADV_FROM_HANDLE(radv_buffer, index_buffer, buffer);
2403
2404 if (cmd_buffer->state.index_buffer == index_buffer &&
2405 cmd_buffer->state.index_offset == offset &&
2406 cmd_buffer->state.index_type == indexType) {
2407 /* No state changes. */
2408 return;
2409 }
2410
2411 cmd_buffer->state.index_buffer = index_buffer;
2412 cmd_buffer->state.index_offset = offset;
2413 cmd_buffer->state.index_type = indexType; /* vk matches hw */
2414 cmd_buffer->state.index_va = radv_buffer_get_va(index_buffer->bo);
2415 cmd_buffer->state.index_va += index_buffer->offset + offset;
2416
2417 int index_size_shift = cmd_buffer->state.index_type ? 2 : 1;
2418 cmd_buffer->state.max_index_count = (index_buffer->size - offset) >> index_size_shift;
2419 cmd_buffer->state.dirty |= RADV_CMD_DIRTY_INDEX_BUFFER;
2420 radv_cs_add_buffer(cmd_buffer->device->ws, cmd_buffer->cs, index_buffer->bo);
2421 }
2422
2423
2424 static void
2425 radv_bind_descriptor_set(struct radv_cmd_buffer *cmd_buffer,
2426 VkPipelineBindPoint bind_point,
2427 struct radv_descriptor_set *set, unsigned idx)
2428 {
2429 struct radeon_winsys *ws = cmd_buffer->device->ws;
2430
2431 radv_set_descriptor_set(cmd_buffer, bind_point, set, idx);
2432
2433 assert(set);
2434 assert(!(set->layout->flags & VK_DESCRIPTOR_SET_LAYOUT_CREATE_PUSH_DESCRIPTOR_BIT_KHR));
2435
2436 if (!cmd_buffer->device->use_global_bo_list) {
2437 for (unsigned j = 0; j < set->layout->buffer_count; ++j)
2438 if (set->descriptors[j])
2439 radv_cs_add_buffer(ws, cmd_buffer->cs, set->descriptors[j]);
2440 }
2441
2442 if(set->bo)
2443 radv_cs_add_buffer(ws, cmd_buffer->cs, set->bo);
2444 }
2445
2446 void radv_CmdBindDescriptorSets(
2447 VkCommandBuffer commandBuffer,
2448 VkPipelineBindPoint pipelineBindPoint,
2449 VkPipelineLayout _layout,
2450 uint32_t firstSet,
2451 uint32_t descriptorSetCount,
2452 const VkDescriptorSet* pDescriptorSets,
2453 uint32_t dynamicOffsetCount,
2454 const uint32_t* pDynamicOffsets)
2455 {
2456 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2457 RADV_FROM_HANDLE(radv_pipeline_layout, layout, _layout);
2458 unsigned dyn_idx = 0;
2459
2460 const bool no_dynamic_bounds = cmd_buffer->device->instance->debug_flags & RADV_DEBUG_NO_DYNAMIC_BOUNDS;
2461 struct radv_descriptor_state *descriptors_state =
2462 radv_get_descriptors_state(cmd_buffer, pipelineBindPoint);
2463
2464 for (unsigned i = 0; i < descriptorSetCount; ++i) {
2465 unsigned idx = i + firstSet;
2466 RADV_FROM_HANDLE(radv_descriptor_set, set, pDescriptorSets[i]);
2467
2468 /* If the set is already bound we only need to update the
2469 * (potentially changed) dynamic offsets. */
2470 if (descriptors_state->sets[idx] != set ||
2471 !(descriptors_state->valid & (1u << idx))) {
2472 radv_bind_descriptor_set(cmd_buffer, pipelineBindPoint, set, idx);
2473 }
2474
2475 for(unsigned j = 0; j < set->layout->dynamic_offset_count; ++j, ++dyn_idx) {
2476 unsigned idx = j + layout->set[i + firstSet].dynamic_offset_start;
2477 uint32_t *dst = descriptors_state->dynamic_buffers + idx * 4;
2478 assert(dyn_idx < dynamicOffsetCount);
2479
2480 struct radv_descriptor_range *range = set->dynamic_descriptors + j;
2481 uint64_t va = range->va + pDynamicOffsets[dyn_idx];
2482 dst[0] = va;
2483 dst[1] = S_008F04_BASE_ADDRESS_HI(va >> 32);
2484 dst[2] = no_dynamic_bounds ? 0xffffffffu : range->size;
2485 dst[3] = S_008F0C_DST_SEL_X(V_008F0C_SQ_SEL_X) |
2486 S_008F0C_DST_SEL_Y(V_008F0C_SQ_SEL_Y) |
2487 S_008F0C_DST_SEL_Z(V_008F0C_SQ_SEL_Z) |
2488 S_008F0C_DST_SEL_W(V_008F0C_SQ_SEL_W) |
2489 S_008F0C_NUM_FORMAT(V_008F0C_BUF_NUM_FORMAT_FLOAT) |
2490 S_008F0C_DATA_FORMAT(V_008F0C_BUF_DATA_FORMAT_32);
2491 cmd_buffer->push_constant_stages |=
2492 set->layout->dynamic_shader_stages;
2493 }
2494 }
2495 }
2496
2497 static bool radv_init_push_descriptor_set(struct radv_cmd_buffer *cmd_buffer,
2498 struct radv_descriptor_set *set,
2499 struct radv_descriptor_set_layout *layout,
2500 VkPipelineBindPoint bind_point)
2501 {
2502 struct radv_descriptor_state *descriptors_state =
2503 radv_get_descriptors_state(cmd_buffer, bind_point);
2504 set->size = layout->size;
2505 set->layout = layout;
2506
2507 if (descriptors_state->push_set.capacity < set->size) {
2508 size_t new_size = MAX2(set->size, 1024);
2509 new_size = MAX2(new_size, 2 * descriptors_state->push_set.capacity);
2510 new_size = MIN2(new_size, 96 * MAX_PUSH_DESCRIPTORS);
2511
2512 free(set->mapped_ptr);
2513 set->mapped_ptr = malloc(new_size);
2514
2515 if (!set->mapped_ptr) {
2516 descriptors_state->push_set.capacity = 0;
2517 cmd_buffer->record_result = VK_ERROR_OUT_OF_HOST_MEMORY;
2518 return false;
2519 }
2520
2521 descriptors_state->push_set.capacity = new_size;
2522 }
2523
2524 return true;
2525 }
2526
2527 void radv_meta_push_descriptor_set(
2528 struct radv_cmd_buffer* cmd_buffer,
2529 VkPipelineBindPoint pipelineBindPoint,
2530 VkPipelineLayout _layout,
2531 uint32_t set,
2532 uint32_t descriptorWriteCount,
2533 const VkWriteDescriptorSet* pDescriptorWrites)
2534 {
2535 RADV_FROM_HANDLE(radv_pipeline_layout, layout, _layout);
2536 struct radv_descriptor_set *push_set = &cmd_buffer->meta_push_descriptors;
2537 unsigned bo_offset;
2538
2539 assert(set == 0);
2540 assert(layout->set[set].layout->flags & VK_DESCRIPTOR_SET_LAYOUT_CREATE_PUSH_DESCRIPTOR_BIT_KHR);
2541
2542 push_set->size = layout->set[set].layout->size;
2543 push_set->layout = layout->set[set].layout;
2544
2545 if (!radv_cmd_buffer_upload_alloc(cmd_buffer, push_set->size, 32,
2546 &bo_offset,
2547 (void**) &push_set->mapped_ptr))
2548 return;
2549
2550 push_set->va = radv_buffer_get_va(cmd_buffer->upload.upload_bo);
2551 push_set->va += bo_offset;
2552
2553 radv_update_descriptor_sets(cmd_buffer->device, cmd_buffer,
2554 radv_descriptor_set_to_handle(push_set),
2555 descriptorWriteCount, pDescriptorWrites, 0, NULL);
2556
2557 radv_set_descriptor_set(cmd_buffer, pipelineBindPoint, push_set, set);
2558 }
2559
2560 void radv_CmdPushDescriptorSetKHR(
2561 VkCommandBuffer commandBuffer,
2562 VkPipelineBindPoint pipelineBindPoint,
2563 VkPipelineLayout _layout,
2564 uint32_t set,
2565 uint32_t descriptorWriteCount,
2566 const VkWriteDescriptorSet* pDescriptorWrites)
2567 {
2568 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2569 RADV_FROM_HANDLE(radv_pipeline_layout, layout, _layout);
2570 struct radv_descriptor_state *descriptors_state =
2571 radv_get_descriptors_state(cmd_buffer, pipelineBindPoint);
2572 struct radv_descriptor_set *push_set = &descriptors_state->push_set.set;
2573
2574 assert(layout->set[set].layout->flags & VK_DESCRIPTOR_SET_LAYOUT_CREATE_PUSH_DESCRIPTOR_BIT_KHR);
2575
2576 if (!radv_init_push_descriptor_set(cmd_buffer, push_set,
2577 layout->set[set].layout,
2578 pipelineBindPoint))
2579 return;
2580
2581 radv_update_descriptor_sets(cmd_buffer->device, cmd_buffer,
2582 radv_descriptor_set_to_handle(push_set),
2583 descriptorWriteCount, pDescriptorWrites, 0, NULL);
2584
2585 radv_set_descriptor_set(cmd_buffer, pipelineBindPoint, push_set, set);
2586 descriptors_state->push_dirty = true;
2587 }
2588
2589 void radv_CmdPushDescriptorSetWithTemplateKHR(
2590 VkCommandBuffer commandBuffer,
2591 VkDescriptorUpdateTemplateKHR descriptorUpdateTemplate,
2592 VkPipelineLayout _layout,
2593 uint32_t set,
2594 const void* pData)
2595 {
2596 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2597 RADV_FROM_HANDLE(radv_pipeline_layout, layout, _layout);
2598 RADV_FROM_HANDLE(radv_descriptor_update_template, templ, descriptorUpdateTemplate);
2599 struct radv_descriptor_state *descriptors_state =
2600 radv_get_descriptors_state(cmd_buffer, templ->bind_point);
2601 struct radv_descriptor_set *push_set = &descriptors_state->push_set.set;
2602
2603 assert(layout->set[set].layout->flags & VK_DESCRIPTOR_SET_LAYOUT_CREATE_PUSH_DESCRIPTOR_BIT_KHR);
2604
2605 if (!radv_init_push_descriptor_set(cmd_buffer, push_set,
2606 layout->set[set].layout,
2607 templ->bind_point))
2608 return;
2609
2610 radv_update_descriptor_set_with_template(cmd_buffer->device, cmd_buffer, push_set,
2611 descriptorUpdateTemplate, pData);
2612
2613 radv_set_descriptor_set(cmd_buffer, templ->bind_point, push_set, set);
2614 descriptors_state->push_dirty = true;
2615 }
2616
2617 void radv_CmdPushConstants(VkCommandBuffer commandBuffer,
2618 VkPipelineLayout layout,
2619 VkShaderStageFlags stageFlags,
2620 uint32_t offset,
2621 uint32_t size,
2622 const void* pValues)
2623 {
2624 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2625 memcpy(cmd_buffer->push_constants + offset, pValues, size);
2626 cmd_buffer->push_constant_stages |= stageFlags;
2627 }
2628
2629 VkResult radv_EndCommandBuffer(
2630 VkCommandBuffer commandBuffer)
2631 {
2632 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2633
2634 if (cmd_buffer->queue_family_index != RADV_QUEUE_TRANSFER) {
2635 if (cmd_buffer->device->physical_device->rad_info.chip_class == SI)
2636 cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_CS_PARTIAL_FLUSH | RADV_CMD_FLAG_PS_PARTIAL_FLUSH | RADV_CMD_FLAG_WRITEBACK_GLOBAL_L2;
2637 si_emit_cache_flush(cmd_buffer);
2638 }
2639
2640 /* Make sure CP DMA is idle at the end of IBs because the kernel
2641 * doesn't wait for it.
2642 */
2643 si_cp_dma_wait_for_idle(cmd_buffer);
2644
2645 vk_free(&cmd_buffer->pool->alloc, cmd_buffer->state.attachments);
2646
2647 if (!cmd_buffer->device->ws->cs_finalize(cmd_buffer->cs))
2648 return vk_error(cmd_buffer->device->instance, VK_ERROR_OUT_OF_DEVICE_MEMORY);
2649
2650 cmd_buffer->status = RADV_CMD_BUFFER_STATUS_EXECUTABLE;
2651
2652 return cmd_buffer->record_result;
2653 }
2654
2655 static void
2656 radv_emit_compute_pipeline(struct radv_cmd_buffer *cmd_buffer)
2657 {
2658 struct radv_pipeline *pipeline = cmd_buffer->state.compute_pipeline;
2659
2660 if (!pipeline || pipeline == cmd_buffer->state.emitted_compute_pipeline)
2661 return;
2662
2663 cmd_buffer->state.emitted_compute_pipeline = pipeline;
2664
2665 radeon_check_space(cmd_buffer->device->ws, cmd_buffer->cs, pipeline->cs.cdw);
2666 radeon_emit_array(cmd_buffer->cs, pipeline->cs.buf, pipeline->cs.cdw);
2667
2668 cmd_buffer->compute_scratch_size_needed =
2669 MAX2(cmd_buffer->compute_scratch_size_needed,
2670 pipeline->max_waves * pipeline->scratch_bytes_per_wave);
2671
2672 radv_cs_add_buffer(cmd_buffer->device->ws, cmd_buffer->cs,
2673 pipeline->shaders[MESA_SHADER_COMPUTE]->bo);
2674
2675 if (unlikely(cmd_buffer->device->trace_bo))
2676 radv_save_pipeline(cmd_buffer, pipeline, RING_COMPUTE);
2677 }
2678
2679 static void radv_mark_descriptor_sets_dirty(struct radv_cmd_buffer *cmd_buffer,
2680 VkPipelineBindPoint bind_point)
2681 {
2682 struct radv_descriptor_state *descriptors_state =
2683 radv_get_descriptors_state(cmd_buffer, bind_point);
2684
2685 descriptors_state->dirty |= descriptors_state->valid;
2686 }
2687
2688 void radv_CmdBindPipeline(
2689 VkCommandBuffer commandBuffer,
2690 VkPipelineBindPoint pipelineBindPoint,
2691 VkPipeline _pipeline)
2692 {
2693 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2694 RADV_FROM_HANDLE(radv_pipeline, pipeline, _pipeline);
2695
2696 switch (pipelineBindPoint) {
2697 case VK_PIPELINE_BIND_POINT_COMPUTE:
2698 if (cmd_buffer->state.compute_pipeline == pipeline)
2699 return;
2700 radv_mark_descriptor_sets_dirty(cmd_buffer, pipelineBindPoint);
2701
2702 cmd_buffer->state.compute_pipeline = pipeline;
2703 cmd_buffer->push_constant_stages |= VK_SHADER_STAGE_COMPUTE_BIT;
2704 break;
2705 case VK_PIPELINE_BIND_POINT_GRAPHICS:
2706 if (cmd_buffer->state.pipeline == pipeline)
2707 return;
2708 radv_mark_descriptor_sets_dirty(cmd_buffer, pipelineBindPoint);
2709
2710 cmd_buffer->state.pipeline = pipeline;
2711 if (!pipeline)
2712 break;
2713
2714 cmd_buffer->state.dirty |= RADV_CMD_DIRTY_PIPELINE;
2715 cmd_buffer->push_constant_stages |= pipeline->active_stages;
2716
2717 /* the new vertex shader might not have the same user regs */
2718 cmd_buffer->state.last_first_instance = -1;
2719 cmd_buffer->state.last_vertex_offset = -1;
2720
2721 /* Prefetch all pipeline shaders at first draw time. */
2722 cmd_buffer->state.prefetch_L2_mask |= RADV_PREFETCH_SHADERS;
2723
2724 radv_bind_dynamic_state(cmd_buffer, &pipeline->dynamic_state);
2725
2726 if (pipeline->graphics.esgs_ring_size > cmd_buffer->esgs_ring_size_needed)
2727 cmd_buffer->esgs_ring_size_needed = pipeline->graphics.esgs_ring_size;
2728 if (pipeline->graphics.gsvs_ring_size > cmd_buffer->gsvs_ring_size_needed)
2729 cmd_buffer->gsvs_ring_size_needed = pipeline->graphics.gsvs_ring_size;
2730
2731 if (radv_pipeline_has_tess(pipeline))
2732 cmd_buffer->tess_rings_needed = true;
2733 break;
2734 default:
2735 assert(!"invalid bind point");
2736 break;
2737 }
2738 }
2739
2740 void radv_CmdSetViewport(
2741 VkCommandBuffer commandBuffer,
2742 uint32_t firstViewport,
2743 uint32_t viewportCount,
2744 const VkViewport* pViewports)
2745 {
2746 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2747 struct radv_cmd_state *state = &cmd_buffer->state;
2748 MAYBE_UNUSED const uint32_t total_count = firstViewport + viewportCount;
2749
2750 assert(firstViewport < MAX_VIEWPORTS);
2751 assert(total_count >= 1 && total_count <= MAX_VIEWPORTS);
2752
2753 memcpy(state->dynamic.viewport.viewports + firstViewport, pViewports,
2754 viewportCount * sizeof(*pViewports));
2755
2756 state->dirty |= RADV_CMD_DIRTY_DYNAMIC_VIEWPORT;
2757 }
2758
2759 void radv_CmdSetScissor(
2760 VkCommandBuffer commandBuffer,
2761 uint32_t firstScissor,
2762 uint32_t scissorCount,
2763 const VkRect2D* pScissors)
2764 {
2765 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2766 struct radv_cmd_state *state = &cmd_buffer->state;
2767 MAYBE_UNUSED const uint32_t total_count = firstScissor + scissorCount;
2768
2769 assert(firstScissor < MAX_SCISSORS);
2770 assert(total_count >= 1 && total_count <= MAX_SCISSORS);
2771
2772 memcpy(state->dynamic.scissor.scissors + firstScissor, pScissors,
2773 scissorCount * sizeof(*pScissors));
2774
2775 state->dirty |= RADV_CMD_DIRTY_DYNAMIC_SCISSOR;
2776 }
2777
2778 void radv_CmdSetLineWidth(
2779 VkCommandBuffer commandBuffer,
2780 float lineWidth)
2781 {
2782 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2783 cmd_buffer->state.dynamic.line_width = lineWidth;
2784 cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_LINE_WIDTH;
2785 }
2786
2787 void radv_CmdSetDepthBias(
2788 VkCommandBuffer commandBuffer,
2789 float depthBiasConstantFactor,
2790 float depthBiasClamp,
2791 float depthBiasSlopeFactor)
2792 {
2793 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2794
2795 cmd_buffer->state.dynamic.depth_bias.bias = depthBiasConstantFactor;
2796 cmd_buffer->state.dynamic.depth_bias.clamp = depthBiasClamp;
2797 cmd_buffer->state.dynamic.depth_bias.slope = depthBiasSlopeFactor;
2798
2799 cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_DEPTH_BIAS;
2800 }
2801
2802 void radv_CmdSetBlendConstants(
2803 VkCommandBuffer commandBuffer,
2804 const float blendConstants[4])
2805 {
2806 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2807
2808 memcpy(cmd_buffer->state.dynamic.blend_constants,
2809 blendConstants, sizeof(float) * 4);
2810
2811 cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_BLEND_CONSTANTS;
2812 }
2813
2814 void radv_CmdSetDepthBounds(
2815 VkCommandBuffer commandBuffer,
2816 float minDepthBounds,
2817 float maxDepthBounds)
2818 {
2819 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2820
2821 cmd_buffer->state.dynamic.depth_bounds.min = minDepthBounds;
2822 cmd_buffer->state.dynamic.depth_bounds.max = maxDepthBounds;
2823
2824 cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_DEPTH_BOUNDS;
2825 }
2826
2827 void radv_CmdSetStencilCompareMask(
2828 VkCommandBuffer commandBuffer,
2829 VkStencilFaceFlags faceMask,
2830 uint32_t compareMask)
2831 {
2832 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2833
2834 if (faceMask & VK_STENCIL_FACE_FRONT_BIT)
2835 cmd_buffer->state.dynamic.stencil_compare_mask.front = compareMask;
2836 if (faceMask & VK_STENCIL_FACE_BACK_BIT)
2837 cmd_buffer->state.dynamic.stencil_compare_mask.back = compareMask;
2838
2839 cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_STENCIL_COMPARE_MASK;
2840 }
2841
2842 void radv_CmdSetStencilWriteMask(
2843 VkCommandBuffer commandBuffer,
2844 VkStencilFaceFlags faceMask,
2845 uint32_t writeMask)
2846 {
2847 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2848
2849 if (faceMask & VK_STENCIL_FACE_FRONT_BIT)
2850 cmd_buffer->state.dynamic.stencil_write_mask.front = writeMask;
2851 if (faceMask & VK_STENCIL_FACE_BACK_BIT)
2852 cmd_buffer->state.dynamic.stencil_write_mask.back = writeMask;
2853
2854 cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_STENCIL_WRITE_MASK;
2855 }
2856
2857 void radv_CmdSetStencilReference(
2858 VkCommandBuffer commandBuffer,
2859 VkStencilFaceFlags faceMask,
2860 uint32_t reference)
2861 {
2862 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2863
2864 if (faceMask & VK_STENCIL_FACE_FRONT_BIT)
2865 cmd_buffer->state.dynamic.stencil_reference.front = reference;
2866 if (faceMask & VK_STENCIL_FACE_BACK_BIT)
2867 cmd_buffer->state.dynamic.stencil_reference.back = reference;
2868
2869 cmd_buffer->state.dirty |= RADV_CMD_DIRTY_DYNAMIC_STENCIL_REFERENCE;
2870 }
2871
2872 void radv_CmdSetDiscardRectangleEXT(
2873 VkCommandBuffer commandBuffer,
2874 uint32_t firstDiscardRectangle,
2875 uint32_t discardRectangleCount,
2876 const VkRect2D* pDiscardRectangles)
2877 {
2878 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
2879 struct radv_cmd_state *state = &cmd_buffer->state;
2880 MAYBE_UNUSED const uint32_t total_count = firstDiscardRectangle + discardRectangleCount;
2881
2882 assert(firstDiscardRectangle < MAX_DISCARD_RECTANGLES);
2883 assert(total_count >= 1 && total_count <= MAX_DISCARD_RECTANGLES);
2884
2885 typed_memcpy(&state->dynamic.discard_rectangle.rectangles[firstDiscardRectangle],
2886 pDiscardRectangles, discardRectangleCount);
2887
2888 state->dirty |= RADV_CMD_DIRTY_DYNAMIC_DISCARD_RECTANGLE;
2889 }
2890
2891 void radv_CmdExecuteCommands(
2892 VkCommandBuffer commandBuffer,
2893 uint32_t commandBufferCount,
2894 const VkCommandBuffer* pCmdBuffers)
2895 {
2896 RADV_FROM_HANDLE(radv_cmd_buffer, primary, commandBuffer);
2897
2898 assert(commandBufferCount > 0);
2899
2900 /* Emit pending flushes on primary prior to executing secondary */
2901 si_emit_cache_flush(primary);
2902
2903 for (uint32_t i = 0; i < commandBufferCount; i++) {
2904 RADV_FROM_HANDLE(radv_cmd_buffer, secondary, pCmdBuffers[i]);
2905
2906 primary->scratch_size_needed = MAX2(primary->scratch_size_needed,
2907 secondary->scratch_size_needed);
2908 primary->compute_scratch_size_needed = MAX2(primary->compute_scratch_size_needed,
2909 secondary->compute_scratch_size_needed);
2910
2911 if (secondary->esgs_ring_size_needed > primary->esgs_ring_size_needed)
2912 primary->esgs_ring_size_needed = secondary->esgs_ring_size_needed;
2913 if (secondary->gsvs_ring_size_needed > primary->gsvs_ring_size_needed)
2914 primary->gsvs_ring_size_needed = secondary->gsvs_ring_size_needed;
2915 if (secondary->tess_rings_needed)
2916 primary->tess_rings_needed = true;
2917 if (secondary->sample_positions_needed)
2918 primary->sample_positions_needed = true;
2919
2920 primary->device->ws->cs_execute_secondary(primary->cs, secondary->cs);
2921
2922
2923 /* When the secondary command buffer is compute only we don't
2924 * need to re-emit the current graphics pipeline.
2925 */
2926 if (secondary->state.emitted_pipeline) {
2927 primary->state.emitted_pipeline =
2928 secondary->state.emitted_pipeline;
2929 }
2930
2931 /* When the secondary command buffer is graphics only we don't
2932 * need to re-emit the current compute pipeline.
2933 */
2934 if (secondary->state.emitted_compute_pipeline) {
2935 primary->state.emitted_compute_pipeline =
2936 secondary->state.emitted_compute_pipeline;
2937 }
2938
2939 /* Only re-emit the draw packets when needed. */
2940 if (secondary->state.last_primitive_reset_en != -1) {
2941 primary->state.last_primitive_reset_en =
2942 secondary->state.last_primitive_reset_en;
2943 }
2944
2945 if (secondary->state.last_primitive_reset_index) {
2946 primary->state.last_primitive_reset_index =
2947 secondary->state.last_primitive_reset_index;
2948 }
2949
2950 if (secondary->state.last_ia_multi_vgt_param) {
2951 primary->state.last_ia_multi_vgt_param =
2952 secondary->state.last_ia_multi_vgt_param;
2953 }
2954
2955 primary->state.last_first_instance = secondary->state.last_first_instance;
2956 primary->state.last_num_instances = secondary->state.last_num_instances;
2957 primary->state.last_vertex_offset = secondary->state.last_vertex_offset;
2958
2959 if (secondary->state.last_index_type != -1) {
2960 primary->state.last_index_type =
2961 secondary->state.last_index_type;
2962 }
2963 }
2964
2965 /* After executing commands from secondary buffers we have to dirty
2966 * some states.
2967 */
2968 primary->state.dirty |= RADV_CMD_DIRTY_PIPELINE |
2969 RADV_CMD_DIRTY_INDEX_BUFFER |
2970 RADV_CMD_DIRTY_DYNAMIC_ALL;
2971 radv_mark_descriptor_sets_dirty(primary, VK_PIPELINE_BIND_POINT_GRAPHICS);
2972 radv_mark_descriptor_sets_dirty(primary, VK_PIPELINE_BIND_POINT_COMPUTE);
2973 }
2974
2975 VkResult radv_CreateCommandPool(
2976 VkDevice _device,
2977 const VkCommandPoolCreateInfo* pCreateInfo,
2978 const VkAllocationCallbacks* pAllocator,
2979 VkCommandPool* pCmdPool)
2980 {
2981 RADV_FROM_HANDLE(radv_device, device, _device);
2982 struct radv_cmd_pool *pool;
2983
2984 pool = vk_alloc2(&device->alloc, pAllocator, sizeof(*pool), 8,
2985 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT);
2986 if (pool == NULL)
2987 return vk_error(device->instance, VK_ERROR_OUT_OF_HOST_MEMORY);
2988
2989 if (pAllocator)
2990 pool->alloc = *pAllocator;
2991 else
2992 pool->alloc = device->alloc;
2993
2994 list_inithead(&pool->cmd_buffers);
2995 list_inithead(&pool->free_cmd_buffers);
2996
2997 pool->queue_family_index = pCreateInfo->queueFamilyIndex;
2998
2999 *pCmdPool = radv_cmd_pool_to_handle(pool);
3000
3001 return VK_SUCCESS;
3002
3003 }
3004
3005 void radv_DestroyCommandPool(
3006 VkDevice _device,
3007 VkCommandPool commandPool,
3008 const VkAllocationCallbacks* pAllocator)
3009 {
3010 RADV_FROM_HANDLE(radv_device, device, _device);
3011 RADV_FROM_HANDLE(radv_cmd_pool, pool, commandPool);
3012
3013 if (!pool)
3014 return;
3015
3016 list_for_each_entry_safe(struct radv_cmd_buffer, cmd_buffer,
3017 &pool->cmd_buffers, pool_link) {
3018 radv_cmd_buffer_destroy(cmd_buffer);
3019 }
3020
3021 list_for_each_entry_safe(struct radv_cmd_buffer, cmd_buffer,
3022 &pool->free_cmd_buffers, pool_link) {
3023 radv_cmd_buffer_destroy(cmd_buffer);
3024 }
3025
3026 vk_free2(&device->alloc, pAllocator, pool);
3027 }
3028
3029 VkResult radv_ResetCommandPool(
3030 VkDevice device,
3031 VkCommandPool commandPool,
3032 VkCommandPoolResetFlags flags)
3033 {
3034 RADV_FROM_HANDLE(radv_cmd_pool, pool, commandPool);
3035 VkResult result;
3036
3037 list_for_each_entry(struct radv_cmd_buffer, cmd_buffer,
3038 &pool->cmd_buffers, pool_link) {
3039 result = radv_reset_cmd_buffer(cmd_buffer);
3040 if (result != VK_SUCCESS)
3041 return result;
3042 }
3043
3044 return VK_SUCCESS;
3045 }
3046
3047 void radv_TrimCommandPool(
3048 VkDevice device,
3049 VkCommandPool commandPool,
3050 VkCommandPoolTrimFlagsKHR flags)
3051 {
3052 RADV_FROM_HANDLE(radv_cmd_pool, pool, commandPool);
3053
3054 if (!pool)
3055 return;
3056
3057 list_for_each_entry_safe(struct radv_cmd_buffer, cmd_buffer,
3058 &pool->free_cmd_buffers, pool_link) {
3059 radv_cmd_buffer_destroy(cmd_buffer);
3060 }
3061 }
3062
3063 void radv_CmdBeginRenderPass(
3064 VkCommandBuffer commandBuffer,
3065 const VkRenderPassBeginInfo* pRenderPassBegin,
3066 VkSubpassContents contents)
3067 {
3068 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
3069 RADV_FROM_HANDLE(radv_render_pass, pass, pRenderPassBegin->renderPass);
3070 RADV_FROM_HANDLE(radv_framebuffer, framebuffer, pRenderPassBegin->framebuffer);
3071
3072 MAYBE_UNUSED unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws,
3073 cmd_buffer->cs, 2048);
3074 MAYBE_UNUSED VkResult result;
3075
3076 cmd_buffer->state.framebuffer = framebuffer;
3077 cmd_buffer->state.pass = pass;
3078 cmd_buffer->state.render_area = pRenderPassBegin->renderArea;
3079
3080 result = radv_cmd_state_setup_attachments(cmd_buffer, pass, pRenderPassBegin);
3081 if (result != VK_SUCCESS)
3082 return;
3083
3084 radv_cmd_buffer_set_subpass(cmd_buffer, pass->subpasses, true);
3085 assert(cmd_buffer->cs->cdw <= cdw_max);
3086
3087 radv_cmd_buffer_clear_subpass(cmd_buffer);
3088 }
3089
3090 void radv_CmdBeginRenderPass2KHR(
3091 VkCommandBuffer commandBuffer,
3092 const VkRenderPassBeginInfo* pRenderPassBeginInfo,
3093 const VkSubpassBeginInfoKHR* pSubpassBeginInfo)
3094 {
3095 radv_CmdBeginRenderPass(commandBuffer, pRenderPassBeginInfo,
3096 pSubpassBeginInfo->contents);
3097 }
3098
3099 void radv_CmdNextSubpass(
3100 VkCommandBuffer commandBuffer,
3101 VkSubpassContents contents)
3102 {
3103 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
3104
3105 radv_cmd_buffer_resolve_subpass(cmd_buffer);
3106
3107 radeon_check_space(cmd_buffer->device->ws, cmd_buffer->cs,
3108 2048);
3109
3110 radv_cmd_buffer_set_subpass(cmd_buffer, cmd_buffer->state.subpass + 1, true);
3111 radv_cmd_buffer_clear_subpass(cmd_buffer);
3112 }
3113
3114 void radv_CmdNextSubpass2KHR(
3115 VkCommandBuffer commandBuffer,
3116 const VkSubpassBeginInfoKHR* pSubpassBeginInfo,
3117 const VkSubpassEndInfoKHR* pSubpassEndInfo)
3118 {
3119 radv_CmdNextSubpass(commandBuffer, pSubpassBeginInfo->contents);
3120 }
3121
3122 static void radv_emit_view_index(struct radv_cmd_buffer *cmd_buffer, unsigned index)
3123 {
3124 struct radv_pipeline *pipeline = cmd_buffer->state.pipeline;
3125 for (unsigned stage = 0; stage < MESA_SHADER_STAGES; ++stage) {
3126 if (!radv_get_shader(pipeline, stage))
3127 continue;
3128
3129 struct radv_userdata_info *loc = radv_lookup_user_sgpr(pipeline, stage, AC_UD_VIEW_INDEX);
3130 if (loc->sgpr_idx == -1)
3131 continue;
3132 uint32_t base_reg = pipeline->user_data_0[stage];
3133 radeon_set_sh_reg(cmd_buffer->cs, base_reg + loc->sgpr_idx * 4, index);
3134
3135 }
3136 if (pipeline->gs_copy_shader) {
3137 struct radv_userdata_info *loc = &pipeline->gs_copy_shader->info.user_sgprs_locs.shader_data[AC_UD_VIEW_INDEX];
3138 if (loc->sgpr_idx != -1) {
3139 uint32_t base_reg = R_00B130_SPI_SHADER_USER_DATA_VS_0;
3140 radeon_set_sh_reg(cmd_buffer->cs, base_reg + loc->sgpr_idx * 4, index);
3141 }
3142 }
3143 }
3144
3145 static void
3146 radv_cs_emit_draw_packet(struct radv_cmd_buffer *cmd_buffer,
3147 uint32_t vertex_count)
3148 {
3149 radeon_emit(cmd_buffer->cs, PKT3(PKT3_DRAW_INDEX_AUTO, 1, cmd_buffer->state.predicating));
3150 radeon_emit(cmd_buffer->cs, vertex_count);
3151 radeon_emit(cmd_buffer->cs, V_0287F0_DI_SRC_SEL_AUTO_INDEX |
3152 S_0287F0_USE_OPAQUE(0));
3153 }
3154
3155 static void
3156 radv_cs_emit_draw_indexed_packet(struct radv_cmd_buffer *cmd_buffer,
3157 uint64_t index_va,
3158 uint32_t index_count)
3159 {
3160 radeon_emit(cmd_buffer->cs, PKT3(PKT3_DRAW_INDEX_2, 4, cmd_buffer->state.predicating));
3161 radeon_emit(cmd_buffer->cs, cmd_buffer->state.max_index_count);
3162 radeon_emit(cmd_buffer->cs, index_va);
3163 radeon_emit(cmd_buffer->cs, index_va >> 32);
3164 radeon_emit(cmd_buffer->cs, index_count);
3165 radeon_emit(cmd_buffer->cs, V_0287F0_DI_SRC_SEL_DMA);
3166 }
3167
3168 static void
3169 radv_cs_emit_indirect_draw_packet(struct radv_cmd_buffer *cmd_buffer,
3170 bool indexed,
3171 uint32_t draw_count,
3172 uint64_t count_va,
3173 uint32_t stride)
3174 {
3175 struct radeon_cmdbuf *cs = cmd_buffer->cs;
3176 unsigned di_src_sel = indexed ? V_0287F0_DI_SRC_SEL_DMA
3177 : V_0287F0_DI_SRC_SEL_AUTO_INDEX;
3178 bool draw_id_enable = radv_get_shader(cmd_buffer->state.pipeline, MESA_SHADER_VERTEX)->info.info.vs.needs_draw_id;
3179 uint32_t base_reg = cmd_buffer->state.pipeline->graphics.vtx_base_sgpr;
3180 bool predicating = cmd_buffer->state.predicating;
3181 assert(base_reg);
3182
3183 /* just reset draw state for vertex data */
3184 cmd_buffer->state.last_first_instance = -1;
3185 cmd_buffer->state.last_num_instances = -1;
3186 cmd_buffer->state.last_vertex_offset = -1;
3187
3188 if (draw_count == 1 && !count_va && !draw_id_enable) {
3189 radeon_emit(cs, PKT3(indexed ? PKT3_DRAW_INDEX_INDIRECT :
3190 PKT3_DRAW_INDIRECT, 3, predicating));
3191 radeon_emit(cs, 0);
3192 radeon_emit(cs, (base_reg - SI_SH_REG_OFFSET) >> 2);
3193 radeon_emit(cs, ((base_reg + 4) - SI_SH_REG_OFFSET) >> 2);
3194 radeon_emit(cs, di_src_sel);
3195 } else {
3196 radeon_emit(cs, PKT3(indexed ? PKT3_DRAW_INDEX_INDIRECT_MULTI :
3197 PKT3_DRAW_INDIRECT_MULTI,
3198 8, predicating));
3199 radeon_emit(cs, 0);
3200 radeon_emit(cs, (base_reg - SI_SH_REG_OFFSET) >> 2);
3201 radeon_emit(cs, ((base_reg + 4) - SI_SH_REG_OFFSET) >> 2);
3202 radeon_emit(cs, (((base_reg + 8) - SI_SH_REG_OFFSET) >> 2) |
3203 S_2C3_DRAW_INDEX_ENABLE(draw_id_enable) |
3204 S_2C3_COUNT_INDIRECT_ENABLE(!!count_va));
3205 radeon_emit(cs, draw_count); /* count */
3206 radeon_emit(cs, count_va); /* count_addr */
3207 radeon_emit(cs, count_va >> 32);
3208 radeon_emit(cs, stride); /* stride */
3209 radeon_emit(cs, di_src_sel);
3210 }
3211 }
3212
3213 struct radv_draw_info {
3214 /**
3215 * Number of vertices.
3216 */
3217 uint32_t count;
3218
3219 /**
3220 * Index of the first vertex.
3221 */
3222 int32_t vertex_offset;
3223
3224 /**
3225 * First instance id.
3226 */
3227 uint32_t first_instance;
3228
3229 /**
3230 * Number of instances.
3231 */
3232 uint32_t instance_count;
3233
3234 /**
3235 * First index (indexed draws only).
3236 */
3237 uint32_t first_index;
3238
3239 /**
3240 * Whether it's an indexed draw.
3241 */
3242 bool indexed;
3243
3244 /**
3245 * Indirect draw parameters resource.
3246 */
3247 struct radv_buffer *indirect;
3248 uint64_t indirect_offset;
3249 uint32_t stride;
3250
3251 /**
3252 * Draw count parameters resource.
3253 */
3254 struct radv_buffer *count_buffer;
3255 uint64_t count_buffer_offset;
3256 };
3257
3258 static void
3259 radv_emit_draw_packets(struct radv_cmd_buffer *cmd_buffer,
3260 const struct radv_draw_info *info)
3261 {
3262 struct radv_cmd_state *state = &cmd_buffer->state;
3263 struct radeon_winsys *ws = cmd_buffer->device->ws;
3264 struct radeon_cmdbuf *cs = cmd_buffer->cs;
3265
3266 if (info->indirect) {
3267 uint64_t va = radv_buffer_get_va(info->indirect->bo);
3268 uint64_t count_va = 0;
3269
3270 va += info->indirect->offset + info->indirect_offset;
3271
3272 radv_cs_add_buffer(ws, cs, info->indirect->bo);
3273
3274 radeon_emit(cs, PKT3(PKT3_SET_BASE, 2, 0));
3275 radeon_emit(cs, 1);
3276 radeon_emit(cs, va);
3277 radeon_emit(cs, va >> 32);
3278
3279 if (info->count_buffer) {
3280 count_va = radv_buffer_get_va(info->count_buffer->bo);
3281 count_va += info->count_buffer->offset +
3282 info->count_buffer_offset;
3283
3284 radv_cs_add_buffer(ws, cs, info->count_buffer->bo);
3285 }
3286
3287 if (!state->subpass->view_mask) {
3288 radv_cs_emit_indirect_draw_packet(cmd_buffer,
3289 info->indexed,
3290 info->count,
3291 count_va,
3292 info->stride);
3293 } else {
3294 unsigned i;
3295 for_each_bit(i, state->subpass->view_mask) {
3296 radv_emit_view_index(cmd_buffer, i);
3297
3298 radv_cs_emit_indirect_draw_packet(cmd_buffer,
3299 info->indexed,
3300 info->count,
3301 count_va,
3302 info->stride);
3303 }
3304 }
3305 } else {
3306 assert(state->pipeline->graphics.vtx_base_sgpr);
3307
3308 if (info->vertex_offset != state->last_vertex_offset ||
3309 info->first_instance != state->last_first_instance) {
3310 radeon_set_sh_reg_seq(cs, state->pipeline->graphics.vtx_base_sgpr,
3311 state->pipeline->graphics.vtx_emit_num);
3312
3313 radeon_emit(cs, info->vertex_offset);
3314 radeon_emit(cs, info->first_instance);
3315 if (state->pipeline->graphics.vtx_emit_num == 3)
3316 radeon_emit(cs, 0);
3317 state->last_first_instance = info->first_instance;
3318 state->last_vertex_offset = info->vertex_offset;
3319 }
3320
3321 if (state->last_num_instances != info->instance_count) {
3322 radeon_emit(cs, PKT3(PKT3_NUM_INSTANCES, 0, false));
3323 radeon_emit(cs, info->instance_count);
3324 state->last_num_instances = info->instance_count;
3325 }
3326
3327 if (info->indexed) {
3328 int index_size = state->index_type ? 4 : 2;
3329 uint64_t index_va;
3330
3331 index_va = state->index_va;
3332 index_va += info->first_index * index_size;
3333
3334 if (!state->subpass->view_mask) {
3335 radv_cs_emit_draw_indexed_packet(cmd_buffer,
3336 index_va,
3337 info->count);
3338 } else {
3339 unsigned i;
3340 for_each_bit(i, state->subpass->view_mask) {
3341 radv_emit_view_index(cmd_buffer, i);
3342
3343 radv_cs_emit_draw_indexed_packet(cmd_buffer,
3344 index_va,
3345 info->count);
3346 }
3347 }
3348 } else {
3349 if (!state->subpass->view_mask) {
3350 radv_cs_emit_draw_packet(cmd_buffer, info->count);
3351 } else {
3352 unsigned i;
3353 for_each_bit(i, state->subpass->view_mask) {
3354 radv_emit_view_index(cmd_buffer, i);
3355
3356 radv_cs_emit_draw_packet(cmd_buffer,
3357 info->count);
3358 }
3359 }
3360 }
3361 }
3362 }
3363
3364 /*
3365 * Vega and raven have a bug which triggers if there are multiple context
3366 * register contexts active at the same time with different scissor values.
3367 *
3368 * There are two possible workarounds:
3369 * 1) Wait for PS_PARTIAL_FLUSH every time the scissor is changed. That way
3370 * there is only ever 1 active set of scissor values at the same time.
3371 *
3372 * 2) Whenever the hardware switches contexts we have to set the scissor
3373 * registers again even if it is a noop. That way the new context gets
3374 * the correct scissor values.
3375 *
3376 * This implements option 2. radv_need_late_scissor_emission needs to
3377 * return true on affected HW if radv_emit_all_graphics_states sets
3378 * any context registers.
3379 */
3380 static bool radv_need_late_scissor_emission(struct radv_cmd_buffer *cmd_buffer,
3381 bool indexed_draw)
3382 {
3383 struct radv_cmd_state *state = &cmd_buffer->state;
3384
3385 if (!cmd_buffer->device->physical_device->has_scissor_bug)
3386 return false;
3387
3388 uint32_t used_states = cmd_buffer->state.pipeline->graphics.needed_dynamic_state | ~RADV_CMD_DIRTY_DYNAMIC_ALL;
3389
3390 /* Index & Vertex buffer don't change context regs, and pipeline is handled later. */
3391 used_states &= ~(RADV_CMD_DIRTY_INDEX_BUFFER | RADV_CMD_DIRTY_VERTEX_BUFFER | RADV_CMD_DIRTY_PIPELINE);
3392
3393 /* Assume all state changes except these two can imply context rolls. */
3394 if (cmd_buffer->state.dirty & used_states)
3395 return true;
3396
3397 if (cmd_buffer->state.emitted_pipeline != cmd_buffer->state.pipeline)
3398 return true;
3399
3400 if (indexed_draw && state->pipeline->graphics.prim_restart_enable &&
3401 (state->index_type ? 0xffffffffu : 0xffffu) != state->last_primitive_reset_index)
3402 return true;
3403
3404 return false;
3405 }
3406
3407 static void
3408 radv_emit_all_graphics_states(struct radv_cmd_buffer *cmd_buffer,
3409 const struct radv_draw_info *info)
3410 {
3411 bool late_scissor_emission = radv_need_late_scissor_emission(cmd_buffer, info->indexed);
3412
3413 if ((cmd_buffer->state.dirty & RADV_CMD_DIRTY_FRAMEBUFFER) ||
3414 cmd_buffer->state.emitted_pipeline != cmd_buffer->state.pipeline)
3415 radv_emit_rbplus_state(cmd_buffer);
3416
3417 if (cmd_buffer->state.dirty & RADV_CMD_DIRTY_PIPELINE)
3418 radv_emit_graphics_pipeline(cmd_buffer);
3419
3420 if (cmd_buffer->state.dirty & RADV_CMD_DIRTY_FRAMEBUFFER)
3421 radv_emit_framebuffer_state(cmd_buffer);
3422
3423 if (info->indexed) {
3424 if (cmd_buffer->state.dirty & RADV_CMD_DIRTY_INDEX_BUFFER)
3425 radv_emit_index_buffer(cmd_buffer);
3426 } else {
3427 /* On CI and later, non-indexed draws overwrite VGT_INDEX_TYPE,
3428 * so the state must be re-emitted before the next indexed
3429 * draw.
3430 */
3431 if (cmd_buffer->device->physical_device->rad_info.chip_class >= CIK) {
3432 cmd_buffer->state.last_index_type = -1;
3433 cmd_buffer->state.dirty |= RADV_CMD_DIRTY_INDEX_BUFFER;
3434 }
3435 }
3436
3437 radv_cmd_buffer_flush_dynamic_state(cmd_buffer);
3438
3439 radv_emit_draw_registers(cmd_buffer, info->indexed,
3440 info->instance_count > 1, info->indirect,
3441 info->indirect ? 0 : info->count);
3442
3443 if (late_scissor_emission)
3444 radv_emit_scissor(cmd_buffer);
3445 }
3446
3447 static void
3448 radv_draw(struct radv_cmd_buffer *cmd_buffer,
3449 const struct radv_draw_info *info)
3450 {
3451 bool has_prefetch =
3452 cmd_buffer->device->physical_device->rad_info.chip_class >= CIK;
3453 bool pipeline_is_dirty =
3454 (cmd_buffer->state.dirty & RADV_CMD_DIRTY_PIPELINE) &&
3455 cmd_buffer->state.pipeline != cmd_buffer->state.emitted_pipeline;
3456
3457 MAYBE_UNUSED unsigned cdw_max =
3458 radeon_check_space(cmd_buffer->device->ws,
3459 cmd_buffer->cs, 4096);
3460
3461 /* Use optimal packet order based on whether we need to sync the
3462 * pipeline.
3463 */
3464 if (cmd_buffer->state.flush_bits & (RADV_CMD_FLAG_FLUSH_AND_INV_CB |
3465 RADV_CMD_FLAG_FLUSH_AND_INV_DB |
3466 RADV_CMD_FLAG_PS_PARTIAL_FLUSH |
3467 RADV_CMD_FLAG_CS_PARTIAL_FLUSH)) {
3468 /* If we have to wait for idle, set all states first, so that
3469 * all SET packets are processed in parallel with previous draw
3470 * calls. Then upload descriptors, set shader pointers, and
3471 * draw, and prefetch at the end. This ensures that the time
3472 * the CUs are idle is very short. (there are only SET_SH
3473 * packets between the wait and the draw)
3474 */
3475 radv_emit_all_graphics_states(cmd_buffer, info);
3476 si_emit_cache_flush(cmd_buffer);
3477 /* <-- CUs are idle here --> */
3478
3479 radv_upload_graphics_shader_descriptors(cmd_buffer, pipeline_is_dirty);
3480
3481 radv_emit_draw_packets(cmd_buffer, info);
3482 /* <-- CUs are busy here --> */
3483
3484 /* Start prefetches after the draw has been started. Both will
3485 * run in parallel, but starting the draw first is more
3486 * important.
3487 */
3488 if (has_prefetch && cmd_buffer->state.prefetch_L2_mask) {
3489 radv_emit_prefetch_L2(cmd_buffer,
3490 cmd_buffer->state.pipeline, false);
3491 }
3492 } else {
3493 /* If we don't wait for idle, start prefetches first, then set
3494 * states, and draw at the end.
3495 */
3496 si_emit_cache_flush(cmd_buffer);
3497
3498 if (has_prefetch && cmd_buffer->state.prefetch_L2_mask) {
3499 /* Only prefetch the vertex shader and VBO descriptors
3500 * in order to start the draw as soon as possible.
3501 */
3502 radv_emit_prefetch_L2(cmd_buffer,
3503 cmd_buffer->state.pipeline, true);
3504 }
3505
3506 radv_upload_graphics_shader_descriptors(cmd_buffer, pipeline_is_dirty);
3507
3508 radv_emit_all_graphics_states(cmd_buffer, info);
3509 radv_emit_draw_packets(cmd_buffer, info);
3510
3511 /* Prefetch the remaining shaders after the draw has been
3512 * started.
3513 */
3514 if (has_prefetch && cmd_buffer->state.prefetch_L2_mask) {
3515 radv_emit_prefetch_L2(cmd_buffer,
3516 cmd_buffer->state.pipeline, false);
3517 }
3518 }
3519
3520 assert(cmd_buffer->cs->cdw <= cdw_max);
3521 radv_cmd_buffer_after_draw(cmd_buffer, RADV_CMD_FLAG_PS_PARTIAL_FLUSH);
3522 }
3523
3524 void radv_CmdDraw(
3525 VkCommandBuffer commandBuffer,
3526 uint32_t vertexCount,
3527 uint32_t instanceCount,
3528 uint32_t firstVertex,
3529 uint32_t firstInstance)
3530 {
3531 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
3532 struct radv_draw_info info = {};
3533
3534 info.count = vertexCount;
3535 info.instance_count = instanceCount;
3536 info.first_instance = firstInstance;
3537 info.vertex_offset = firstVertex;
3538
3539 radv_draw(cmd_buffer, &info);
3540 }
3541
3542 void radv_CmdDrawIndexed(
3543 VkCommandBuffer commandBuffer,
3544 uint32_t indexCount,
3545 uint32_t instanceCount,
3546 uint32_t firstIndex,
3547 int32_t vertexOffset,
3548 uint32_t firstInstance)
3549 {
3550 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
3551 struct radv_draw_info info = {};
3552
3553 info.indexed = true;
3554 info.count = indexCount;
3555 info.instance_count = instanceCount;
3556 info.first_index = firstIndex;
3557 info.vertex_offset = vertexOffset;
3558 info.first_instance = firstInstance;
3559
3560 radv_draw(cmd_buffer, &info);
3561 }
3562
3563 void radv_CmdDrawIndirect(
3564 VkCommandBuffer commandBuffer,
3565 VkBuffer _buffer,
3566 VkDeviceSize offset,
3567 uint32_t drawCount,
3568 uint32_t stride)
3569 {
3570 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
3571 RADV_FROM_HANDLE(radv_buffer, buffer, _buffer);
3572 struct radv_draw_info info = {};
3573
3574 info.count = drawCount;
3575 info.indirect = buffer;
3576 info.indirect_offset = offset;
3577 info.stride = stride;
3578
3579 radv_draw(cmd_buffer, &info);
3580 }
3581
3582 void radv_CmdDrawIndexedIndirect(
3583 VkCommandBuffer commandBuffer,
3584 VkBuffer _buffer,
3585 VkDeviceSize offset,
3586 uint32_t drawCount,
3587 uint32_t stride)
3588 {
3589 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
3590 RADV_FROM_HANDLE(radv_buffer, buffer, _buffer);
3591 struct radv_draw_info info = {};
3592
3593 info.indexed = true;
3594 info.count = drawCount;
3595 info.indirect = buffer;
3596 info.indirect_offset = offset;
3597 info.stride = stride;
3598
3599 radv_draw(cmd_buffer, &info);
3600 }
3601
3602 void radv_CmdDrawIndirectCountAMD(
3603 VkCommandBuffer commandBuffer,
3604 VkBuffer _buffer,
3605 VkDeviceSize offset,
3606 VkBuffer _countBuffer,
3607 VkDeviceSize countBufferOffset,
3608 uint32_t maxDrawCount,
3609 uint32_t stride)
3610 {
3611 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
3612 RADV_FROM_HANDLE(radv_buffer, buffer, _buffer);
3613 RADV_FROM_HANDLE(radv_buffer, count_buffer, _countBuffer);
3614 struct radv_draw_info info = {};
3615
3616 info.count = maxDrawCount;
3617 info.indirect = buffer;
3618 info.indirect_offset = offset;
3619 info.count_buffer = count_buffer;
3620 info.count_buffer_offset = countBufferOffset;
3621 info.stride = stride;
3622
3623 radv_draw(cmd_buffer, &info);
3624 }
3625
3626 void radv_CmdDrawIndexedIndirectCountAMD(
3627 VkCommandBuffer commandBuffer,
3628 VkBuffer _buffer,
3629 VkDeviceSize offset,
3630 VkBuffer _countBuffer,
3631 VkDeviceSize countBufferOffset,
3632 uint32_t maxDrawCount,
3633 uint32_t stride)
3634 {
3635 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
3636 RADV_FROM_HANDLE(radv_buffer, buffer, _buffer);
3637 RADV_FROM_HANDLE(radv_buffer, count_buffer, _countBuffer);
3638 struct radv_draw_info info = {};
3639
3640 info.indexed = true;
3641 info.count = maxDrawCount;
3642 info.indirect = buffer;
3643 info.indirect_offset = offset;
3644 info.count_buffer = count_buffer;
3645 info.count_buffer_offset = countBufferOffset;
3646 info.stride = stride;
3647
3648 radv_draw(cmd_buffer, &info);
3649 }
3650
3651 void radv_CmdDrawIndirectCountKHR(
3652 VkCommandBuffer commandBuffer,
3653 VkBuffer _buffer,
3654 VkDeviceSize offset,
3655 VkBuffer _countBuffer,
3656 VkDeviceSize countBufferOffset,
3657 uint32_t maxDrawCount,
3658 uint32_t stride)
3659 {
3660 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
3661 RADV_FROM_HANDLE(radv_buffer, buffer, _buffer);
3662 RADV_FROM_HANDLE(radv_buffer, count_buffer, _countBuffer);
3663 struct radv_draw_info info = {};
3664
3665 info.count = maxDrawCount;
3666 info.indirect = buffer;
3667 info.indirect_offset = offset;
3668 info.count_buffer = count_buffer;
3669 info.count_buffer_offset = countBufferOffset;
3670 info.stride = stride;
3671
3672 radv_draw(cmd_buffer, &info);
3673 }
3674
3675 void radv_CmdDrawIndexedIndirectCountKHR(
3676 VkCommandBuffer commandBuffer,
3677 VkBuffer _buffer,
3678 VkDeviceSize offset,
3679 VkBuffer _countBuffer,
3680 VkDeviceSize countBufferOffset,
3681 uint32_t maxDrawCount,
3682 uint32_t stride)
3683 {
3684 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
3685 RADV_FROM_HANDLE(radv_buffer, buffer, _buffer);
3686 RADV_FROM_HANDLE(radv_buffer, count_buffer, _countBuffer);
3687 struct radv_draw_info info = {};
3688
3689 info.indexed = true;
3690 info.count = maxDrawCount;
3691 info.indirect = buffer;
3692 info.indirect_offset = offset;
3693 info.count_buffer = count_buffer;
3694 info.count_buffer_offset = countBufferOffset;
3695 info.stride = stride;
3696
3697 radv_draw(cmd_buffer, &info);
3698 }
3699
3700 struct radv_dispatch_info {
3701 /**
3702 * Determine the layout of the grid (in block units) to be used.
3703 */
3704 uint32_t blocks[3];
3705
3706 /**
3707 * A starting offset for the grid. If unaligned is set, the offset
3708 * must still be aligned.
3709 */
3710 uint32_t offsets[3];
3711 /**
3712 * Whether it's an unaligned compute dispatch.
3713 */
3714 bool unaligned;
3715
3716 /**
3717 * Indirect compute parameters resource.
3718 */
3719 struct radv_buffer *indirect;
3720 uint64_t indirect_offset;
3721 };
3722
3723 static void
3724 radv_emit_dispatch_packets(struct radv_cmd_buffer *cmd_buffer,
3725 const struct radv_dispatch_info *info)
3726 {
3727 struct radv_pipeline *pipeline = cmd_buffer->state.compute_pipeline;
3728 struct radv_shader_variant *compute_shader = pipeline->shaders[MESA_SHADER_COMPUTE];
3729 unsigned dispatch_initiator = cmd_buffer->device->dispatch_initiator;
3730 struct radeon_winsys *ws = cmd_buffer->device->ws;
3731 bool predicating = cmd_buffer->state.predicating;
3732 struct radeon_cmdbuf *cs = cmd_buffer->cs;
3733 struct radv_userdata_info *loc;
3734
3735 loc = radv_lookup_user_sgpr(pipeline, MESA_SHADER_COMPUTE,
3736 AC_UD_CS_GRID_SIZE);
3737
3738 MAYBE_UNUSED unsigned cdw_max = radeon_check_space(ws, cs, 25);
3739
3740 if (info->indirect) {
3741 uint64_t va = radv_buffer_get_va(info->indirect->bo);
3742
3743 va += info->indirect->offset + info->indirect_offset;
3744
3745 radv_cs_add_buffer(ws, cs, info->indirect->bo);
3746
3747 if (loc->sgpr_idx != -1) {
3748 for (unsigned i = 0; i < 3; ++i) {
3749 radeon_emit(cs, PKT3(PKT3_COPY_DATA, 4, 0));
3750 radeon_emit(cs, COPY_DATA_SRC_SEL(COPY_DATA_MEM) |
3751 COPY_DATA_DST_SEL(COPY_DATA_REG));
3752 radeon_emit(cs, (va + 4 * i));
3753 radeon_emit(cs, (va + 4 * i) >> 32);
3754 radeon_emit(cs, ((R_00B900_COMPUTE_USER_DATA_0
3755 + loc->sgpr_idx * 4) >> 2) + i);
3756 radeon_emit(cs, 0);
3757 }
3758 }
3759
3760 if (radv_cmd_buffer_uses_mec(cmd_buffer)) {
3761 radeon_emit(cs, PKT3(PKT3_DISPATCH_INDIRECT, 2, predicating) |
3762 PKT3_SHADER_TYPE_S(1));
3763 radeon_emit(cs, va);
3764 radeon_emit(cs, va >> 32);
3765 radeon_emit(cs, dispatch_initiator);
3766 } else {
3767 radeon_emit(cs, PKT3(PKT3_SET_BASE, 2, 0) |
3768 PKT3_SHADER_TYPE_S(1));
3769 radeon_emit(cs, 1);
3770 radeon_emit(cs, va);
3771 radeon_emit(cs, va >> 32);
3772
3773 radeon_emit(cs, PKT3(PKT3_DISPATCH_INDIRECT, 1, predicating) |
3774 PKT3_SHADER_TYPE_S(1));
3775 radeon_emit(cs, 0);
3776 radeon_emit(cs, dispatch_initiator);
3777 }
3778 } else {
3779 unsigned blocks[3] = { info->blocks[0], info->blocks[1], info->blocks[2] };
3780 unsigned offsets[3] = { info->offsets[0], info->offsets[1], info->offsets[2] };
3781
3782 if (info->unaligned) {
3783 unsigned *cs_block_size = compute_shader->info.cs.block_size;
3784 unsigned remainder[3];
3785
3786 /* If aligned, these should be an entire block size,
3787 * not 0.
3788 */
3789 remainder[0] = blocks[0] + cs_block_size[0] -
3790 align_u32_npot(blocks[0], cs_block_size[0]);
3791 remainder[1] = blocks[1] + cs_block_size[1] -
3792 align_u32_npot(blocks[1], cs_block_size[1]);
3793 remainder[2] = blocks[2] + cs_block_size[2] -
3794 align_u32_npot(blocks[2], cs_block_size[2]);
3795
3796 blocks[0] = round_up_u32(blocks[0], cs_block_size[0]);
3797 blocks[1] = round_up_u32(blocks[1], cs_block_size[1]);
3798 blocks[2] = round_up_u32(blocks[2], cs_block_size[2]);
3799
3800 for(unsigned i = 0; i < 3; ++i) {
3801 assert(offsets[i] % cs_block_size[i] == 0);
3802 offsets[i] /= cs_block_size[i];
3803 }
3804
3805 radeon_set_sh_reg_seq(cs, R_00B81C_COMPUTE_NUM_THREAD_X, 3);
3806 radeon_emit(cs,
3807 S_00B81C_NUM_THREAD_FULL(cs_block_size[0]) |
3808 S_00B81C_NUM_THREAD_PARTIAL(remainder[0]));
3809 radeon_emit(cs,
3810 S_00B81C_NUM_THREAD_FULL(cs_block_size[1]) |
3811 S_00B81C_NUM_THREAD_PARTIAL(remainder[1]));
3812 radeon_emit(cs,
3813 S_00B81C_NUM_THREAD_FULL(cs_block_size[2]) |
3814 S_00B81C_NUM_THREAD_PARTIAL(remainder[2]));
3815
3816 dispatch_initiator |= S_00B800_PARTIAL_TG_EN(1);
3817 }
3818
3819 if (loc->sgpr_idx != -1) {
3820 assert(!loc->indirect);
3821 assert(loc->num_sgprs == 3);
3822
3823 radeon_set_sh_reg_seq(cs, R_00B900_COMPUTE_USER_DATA_0 +
3824 loc->sgpr_idx * 4, 3);
3825 radeon_emit(cs, blocks[0]);
3826 radeon_emit(cs, blocks[1]);
3827 radeon_emit(cs, blocks[2]);
3828 }
3829
3830 if (offsets[0] || offsets[1] || offsets[2]) {
3831 radeon_set_sh_reg_seq(cs, R_00B810_COMPUTE_START_X, 3);
3832 radeon_emit(cs, offsets[0]);
3833 radeon_emit(cs, offsets[1]);
3834 radeon_emit(cs, offsets[2]);
3835
3836 /* The blocks in the packet are not counts but end values. */
3837 for (unsigned i = 0; i < 3; ++i)
3838 blocks[i] += offsets[i];
3839 } else {
3840 dispatch_initiator |= S_00B800_FORCE_START_AT_000(1);
3841 }
3842
3843 radeon_emit(cs, PKT3(PKT3_DISPATCH_DIRECT, 3, predicating) |
3844 PKT3_SHADER_TYPE_S(1));
3845 radeon_emit(cs, blocks[0]);
3846 radeon_emit(cs, blocks[1]);
3847 radeon_emit(cs, blocks[2]);
3848 radeon_emit(cs, dispatch_initiator);
3849 }
3850
3851 assert(cmd_buffer->cs->cdw <= cdw_max);
3852 }
3853
3854 static void
3855 radv_upload_compute_shader_descriptors(struct radv_cmd_buffer *cmd_buffer)
3856 {
3857 radv_flush_descriptors(cmd_buffer, VK_SHADER_STAGE_COMPUTE_BIT);
3858 radv_flush_constants(cmd_buffer, VK_SHADER_STAGE_COMPUTE_BIT);
3859 }
3860
3861 static void
3862 radv_dispatch(struct radv_cmd_buffer *cmd_buffer,
3863 const struct radv_dispatch_info *info)
3864 {
3865 struct radv_pipeline *pipeline = cmd_buffer->state.compute_pipeline;
3866 bool has_prefetch =
3867 cmd_buffer->device->physical_device->rad_info.chip_class >= CIK;
3868 bool pipeline_is_dirty = pipeline &&
3869 pipeline != cmd_buffer->state.emitted_compute_pipeline;
3870
3871 if (cmd_buffer->state.flush_bits & (RADV_CMD_FLAG_FLUSH_AND_INV_CB |
3872 RADV_CMD_FLAG_FLUSH_AND_INV_DB |
3873 RADV_CMD_FLAG_PS_PARTIAL_FLUSH |
3874 RADV_CMD_FLAG_CS_PARTIAL_FLUSH)) {
3875 /* If we have to wait for idle, set all states first, so that
3876 * all SET packets are processed in parallel with previous draw
3877 * calls. Then upload descriptors, set shader pointers, and
3878 * dispatch, and prefetch at the end. This ensures that the
3879 * time the CUs are idle is very short. (there are only SET_SH
3880 * packets between the wait and the draw)
3881 */
3882 radv_emit_compute_pipeline(cmd_buffer);
3883 si_emit_cache_flush(cmd_buffer);
3884 /* <-- CUs are idle here --> */
3885
3886 radv_upload_compute_shader_descriptors(cmd_buffer);
3887
3888 radv_emit_dispatch_packets(cmd_buffer, info);
3889 /* <-- CUs are busy here --> */
3890
3891 /* Start prefetches after the dispatch has been started. Both
3892 * will run in parallel, but starting the dispatch first is
3893 * more important.
3894 */
3895 if (has_prefetch && pipeline_is_dirty) {
3896 radv_emit_shader_prefetch(cmd_buffer,
3897 pipeline->shaders[MESA_SHADER_COMPUTE]);
3898 }
3899 } else {
3900 /* If we don't wait for idle, start prefetches first, then set
3901 * states, and dispatch at the end.
3902 */
3903 si_emit_cache_flush(cmd_buffer);
3904
3905 if (has_prefetch && pipeline_is_dirty) {
3906 radv_emit_shader_prefetch(cmd_buffer,
3907 pipeline->shaders[MESA_SHADER_COMPUTE]);
3908 }
3909
3910 radv_upload_compute_shader_descriptors(cmd_buffer);
3911
3912 radv_emit_compute_pipeline(cmd_buffer);
3913 radv_emit_dispatch_packets(cmd_buffer, info);
3914 }
3915
3916 radv_cmd_buffer_after_draw(cmd_buffer, RADV_CMD_FLAG_CS_PARTIAL_FLUSH);
3917 }
3918
3919 void radv_CmdDispatchBase(
3920 VkCommandBuffer commandBuffer,
3921 uint32_t base_x,
3922 uint32_t base_y,
3923 uint32_t base_z,
3924 uint32_t x,
3925 uint32_t y,
3926 uint32_t z)
3927 {
3928 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
3929 struct radv_dispatch_info info = {};
3930
3931 info.blocks[0] = x;
3932 info.blocks[1] = y;
3933 info.blocks[2] = z;
3934
3935 info.offsets[0] = base_x;
3936 info.offsets[1] = base_y;
3937 info.offsets[2] = base_z;
3938 radv_dispatch(cmd_buffer, &info);
3939 }
3940
3941 void radv_CmdDispatch(
3942 VkCommandBuffer commandBuffer,
3943 uint32_t x,
3944 uint32_t y,
3945 uint32_t z)
3946 {
3947 radv_CmdDispatchBase(commandBuffer, 0, 0, 0, x, y, z);
3948 }
3949
3950 void radv_CmdDispatchIndirect(
3951 VkCommandBuffer commandBuffer,
3952 VkBuffer _buffer,
3953 VkDeviceSize offset)
3954 {
3955 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
3956 RADV_FROM_HANDLE(radv_buffer, buffer, _buffer);
3957 struct radv_dispatch_info info = {};
3958
3959 info.indirect = buffer;
3960 info.indirect_offset = offset;
3961
3962 radv_dispatch(cmd_buffer, &info);
3963 }
3964
3965 void radv_unaligned_dispatch(
3966 struct radv_cmd_buffer *cmd_buffer,
3967 uint32_t x,
3968 uint32_t y,
3969 uint32_t z)
3970 {
3971 struct radv_dispatch_info info = {};
3972
3973 info.blocks[0] = x;
3974 info.blocks[1] = y;
3975 info.blocks[2] = z;
3976 info.unaligned = 1;
3977
3978 radv_dispatch(cmd_buffer, &info);
3979 }
3980
3981 void radv_CmdEndRenderPass(
3982 VkCommandBuffer commandBuffer)
3983 {
3984 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
3985
3986 radv_subpass_barrier(cmd_buffer, &cmd_buffer->state.pass->end_barrier);
3987
3988 radv_cmd_buffer_resolve_subpass(cmd_buffer);
3989
3990 for (unsigned i = 0; i < cmd_buffer->state.framebuffer->attachment_count; ++i) {
3991 VkImageLayout layout = cmd_buffer->state.pass->attachments[i].final_layout;
3992 radv_handle_subpass_image_transition(cmd_buffer,
3993 (struct radv_subpass_attachment){i, layout});
3994 }
3995
3996 vk_free(&cmd_buffer->pool->alloc, cmd_buffer->state.attachments);
3997
3998 cmd_buffer->state.pass = NULL;
3999 cmd_buffer->state.subpass = NULL;
4000 cmd_buffer->state.attachments = NULL;
4001 cmd_buffer->state.framebuffer = NULL;
4002 }
4003
4004 void radv_CmdEndRenderPass2KHR(
4005 VkCommandBuffer commandBuffer,
4006 const VkSubpassEndInfoKHR* pSubpassEndInfo)
4007 {
4008 radv_CmdEndRenderPass(commandBuffer);
4009 }
4010
4011 /*
4012 * For HTILE we have the following interesting clear words:
4013 * 0xfffff30f: Uncompressed, full depth range, for depth+stencil HTILE
4014 * 0xfffc000f: Uncompressed, full depth range, for depth only HTILE.
4015 * 0xfffffff0: Clear depth to 1.0
4016 * 0x00000000: Clear depth to 0.0
4017 */
4018 static void radv_initialize_htile(struct radv_cmd_buffer *cmd_buffer,
4019 struct radv_image *image,
4020 const VkImageSubresourceRange *range,
4021 uint32_t clear_word)
4022 {
4023 assert(range->baseMipLevel == 0);
4024 assert(range->levelCount == 1 || range->levelCount == VK_REMAINING_ARRAY_LAYERS);
4025 unsigned layer_count = radv_get_layerCount(image, range);
4026 uint64_t size = image->surface.htile_slice_size * layer_count;
4027 VkImageAspectFlags aspects = VK_IMAGE_ASPECT_DEPTH_BIT;
4028 uint64_t offset = image->offset + image->htile_offset +
4029 image->surface.htile_slice_size * range->baseArrayLayer;
4030 struct radv_cmd_state *state = &cmd_buffer->state;
4031 VkClearDepthStencilValue value = {};
4032
4033 state->flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_DB |
4034 RADV_CMD_FLAG_FLUSH_AND_INV_DB_META;
4035
4036 state->flush_bits |= radv_fill_buffer(cmd_buffer, image->bo, offset,
4037 size, clear_word);
4038
4039 state->flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_DB_META;
4040
4041 if (vk_format_is_stencil(image->vk_format))
4042 aspects |= VK_IMAGE_ASPECT_STENCIL_BIT;
4043
4044 radv_set_ds_clear_metadata(cmd_buffer, image, value, aspects);
4045 }
4046
4047 static void radv_handle_depth_image_transition(struct radv_cmd_buffer *cmd_buffer,
4048 struct radv_image *image,
4049 VkImageLayout src_layout,
4050 VkImageLayout dst_layout,
4051 unsigned src_queue_mask,
4052 unsigned dst_queue_mask,
4053 const VkImageSubresourceRange *range,
4054 VkImageAspectFlags pending_clears)
4055 {
4056 if (!radv_image_has_htile(image))
4057 return;
4058
4059 if (src_layout == VK_IMAGE_LAYOUT_UNDEFINED &&
4060 radv_layout_has_htile(image, dst_layout, dst_queue_mask)) {
4061 /* TODO: merge with the clear if applicable */
4062 radv_initialize_htile(cmd_buffer, image, range, 0);
4063 } else if (!radv_layout_is_htile_compressed(image, src_layout, src_queue_mask) &&
4064 radv_layout_is_htile_compressed(image, dst_layout, dst_queue_mask)) {
4065 uint32_t clear_value = vk_format_is_stencil(image->vk_format) ? 0xfffff30f : 0xfffc000f;
4066 radv_initialize_htile(cmd_buffer, image, range, clear_value);
4067 } else if (radv_layout_is_htile_compressed(image, src_layout, src_queue_mask) &&
4068 !radv_layout_is_htile_compressed(image, dst_layout, dst_queue_mask)) {
4069 VkImageSubresourceRange local_range = *range;
4070 local_range.aspectMask = VK_IMAGE_ASPECT_DEPTH_BIT;
4071 local_range.baseMipLevel = 0;
4072 local_range.levelCount = 1;
4073
4074 cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_DB |
4075 RADV_CMD_FLAG_FLUSH_AND_INV_DB_META;
4076
4077 radv_decompress_depth_image_inplace(cmd_buffer, image, &local_range);
4078
4079 cmd_buffer->state.flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_DB |
4080 RADV_CMD_FLAG_FLUSH_AND_INV_DB_META;
4081 }
4082 }
4083
4084 static void radv_initialise_cmask(struct radv_cmd_buffer *cmd_buffer,
4085 struct radv_image *image, uint32_t value)
4086 {
4087 struct radv_cmd_state *state = &cmd_buffer->state;
4088
4089 state->flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_CB |
4090 RADV_CMD_FLAG_FLUSH_AND_INV_CB_META;
4091
4092 state->flush_bits |= radv_clear_cmask(cmd_buffer, image, value);
4093
4094 state->flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_CB_META;
4095 }
4096
4097 void radv_initialize_dcc(struct radv_cmd_buffer *cmd_buffer,
4098 struct radv_image *image, uint32_t value)
4099 {
4100 struct radv_cmd_state *state = &cmd_buffer->state;
4101
4102 state->flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_CB |
4103 RADV_CMD_FLAG_FLUSH_AND_INV_CB_META;
4104
4105 state->flush_bits |= radv_clear_dcc(cmd_buffer, image, value);
4106
4107 state->flush_bits |= RADV_CMD_FLAG_FLUSH_AND_INV_CB |
4108 RADV_CMD_FLAG_FLUSH_AND_INV_CB_META;
4109 }
4110
4111 /**
4112 * Initialize DCC/FMASK/CMASK metadata for a color image.
4113 */
4114 static void radv_init_color_image_metadata(struct radv_cmd_buffer *cmd_buffer,
4115 struct radv_image *image,
4116 VkImageLayout src_layout,
4117 VkImageLayout dst_layout,
4118 unsigned src_queue_mask,
4119 unsigned dst_queue_mask)
4120 {
4121 if (radv_image_has_cmask(image)) {
4122 uint32_t value = 0xffffffffu; /* Fully expanded mode. */
4123
4124 /* TODO: clarify this. */
4125 if (radv_image_has_fmask(image)) {
4126 value = 0xccccccccu;
4127 }
4128
4129 radv_initialise_cmask(cmd_buffer, image, value);
4130 }
4131
4132 if (radv_image_has_dcc(image)) {
4133 uint32_t value = 0xffffffffu; /* Fully expanded mode. */
4134 bool need_decompress_pass = false;
4135
4136 if (radv_layout_dcc_compressed(image, dst_layout,
4137 dst_queue_mask)) {
4138 value = 0x20202020u;
4139 need_decompress_pass = true;
4140 }
4141
4142 radv_initialize_dcc(cmd_buffer, image, value);
4143
4144 radv_set_dcc_need_cmask_elim_pred(cmd_buffer, image,
4145 need_decompress_pass);
4146 }
4147
4148 if (radv_image_has_cmask(image) || radv_image_has_dcc(image)) {
4149 uint32_t color_values[2] = {};
4150 radv_set_color_clear_metadata(cmd_buffer, image, color_values);
4151 }
4152 }
4153
4154 /**
4155 * Handle color image transitions for DCC/FMASK/CMASK.
4156 */
4157 static void radv_handle_color_image_transition(struct radv_cmd_buffer *cmd_buffer,
4158 struct radv_image *image,
4159 VkImageLayout src_layout,
4160 VkImageLayout dst_layout,
4161 unsigned src_queue_mask,
4162 unsigned dst_queue_mask,
4163 const VkImageSubresourceRange *range)
4164 {
4165 if (src_layout == VK_IMAGE_LAYOUT_UNDEFINED) {
4166 radv_init_color_image_metadata(cmd_buffer, image,
4167 src_layout, dst_layout,
4168 src_queue_mask, dst_queue_mask);
4169 return;
4170 }
4171
4172 if (radv_image_has_dcc(image)) {
4173 if (src_layout == VK_IMAGE_LAYOUT_PREINITIALIZED) {
4174 radv_initialize_dcc(cmd_buffer, image, 0xffffffffu);
4175 } else if (radv_layout_dcc_compressed(image, src_layout, src_queue_mask) &&
4176 !radv_layout_dcc_compressed(image, dst_layout, dst_queue_mask)) {
4177 radv_decompress_dcc(cmd_buffer, image, range);
4178 } else if (radv_layout_can_fast_clear(image, src_layout, src_queue_mask) &&
4179 !radv_layout_can_fast_clear(image, dst_layout, dst_queue_mask)) {
4180 radv_fast_clear_flush_image_inplace(cmd_buffer, image, range);
4181 }
4182 } else if (radv_image_has_cmask(image) || radv_image_has_fmask(image)) {
4183 if (radv_layout_can_fast_clear(image, src_layout, src_queue_mask) &&
4184 !radv_layout_can_fast_clear(image, dst_layout, dst_queue_mask)) {
4185 radv_fast_clear_flush_image_inplace(cmd_buffer, image, range);
4186 }
4187 }
4188 }
4189
4190 static void radv_handle_image_transition(struct radv_cmd_buffer *cmd_buffer,
4191 struct radv_image *image,
4192 VkImageLayout src_layout,
4193 VkImageLayout dst_layout,
4194 uint32_t src_family,
4195 uint32_t dst_family,
4196 const VkImageSubresourceRange *range,
4197 VkImageAspectFlags pending_clears)
4198 {
4199 if (image->exclusive && src_family != dst_family) {
4200 /* This is an acquire or a release operation and there will be
4201 * a corresponding release/acquire. Do the transition in the
4202 * most flexible queue. */
4203
4204 assert(src_family == cmd_buffer->queue_family_index ||
4205 dst_family == cmd_buffer->queue_family_index);
4206
4207 if (cmd_buffer->queue_family_index == RADV_QUEUE_TRANSFER)
4208 return;
4209
4210 if (cmd_buffer->queue_family_index == RADV_QUEUE_COMPUTE &&
4211 (src_family == RADV_QUEUE_GENERAL ||
4212 dst_family == RADV_QUEUE_GENERAL))
4213 return;
4214 }
4215
4216 unsigned src_queue_mask =
4217 radv_image_queue_family_mask(image, src_family,
4218 cmd_buffer->queue_family_index);
4219 unsigned dst_queue_mask =
4220 radv_image_queue_family_mask(image, dst_family,
4221 cmd_buffer->queue_family_index);
4222
4223 if (vk_format_is_depth(image->vk_format)) {
4224 radv_handle_depth_image_transition(cmd_buffer, image,
4225 src_layout, dst_layout,
4226 src_queue_mask, dst_queue_mask,
4227 range, pending_clears);
4228 } else {
4229 radv_handle_color_image_transition(cmd_buffer, image,
4230 src_layout, dst_layout,
4231 src_queue_mask, dst_queue_mask,
4232 range);
4233 }
4234 }
4235
4236 struct radv_barrier_info {
4237 uint32_t eventCount;
4238 const VkEvent *pEvents;
4239 VkPipelineStageFlags srcStageMask;
4240 };
4241
4242 static void
4243 radv_barrier(struct radv_cmd_buffer *cmd_buffer,
4244 uint32_t memoryBarrierCount,
4245 const VkMemoryBarrier *pMemoryBarriers,
4246 uint32_t bufferMemoryBarrierCount,
4247 const VkBufferMemoryBarrier *pBufferMemoryBarriers,
4248 uint32_t imageMemoryBarrierCount,
4249 const VkImageMemoryBarrier *pImageMemoryBarriers,
4250 const struct radv_barrier_info *info)
4251 {
4252 struct radeon_cmdbuf *cs = cmd_buffer->cs;
4253 enum radv_cmd_flush_bits src_flush_bits = 0;
4254 enum radv_cmd_flush_bits dst_flush_bits = 0;
4255
4256 for (unsigned i = 0; i < info->eventCount; ++i) {
4257 RADV_FROM_HANDLE(radv_event, event, info->pEvents[i]);
4258 uint64_t va = radv_buffer_get_va(event->bo);
4259
4260 radv_cs_add_buffer(cmd_buffer->device->ws, cs, event->bo);
4261
4262 MAYBE_UNUSED unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws, cs, 7);
4263
4264 si_emit_wait_fence(cs, va, 1, 0xffffffff);
4265 assert(cmd_buffer->cs->cdw <= cdw_max);
4266 }
4267
4268 for (uint32_t i = 0; i < memoryBarrierCount; i++) {
4269 src_flush_bits |= radv_src_access_flush(cmd_buffer, pMemoryBarriers[i].srcAccessMask,
4270 NULL);
4271 dst_flush_bits |= radv_dst_access_flush(cmd_buffer, pMemoryBarriers[i].dstAccessMask,
4272 NULL);
4273 }
4274
4275 for (uint32_t i = 0; i < bufferMemoryBarrierCount; i++) {
4276 src_flush_bits |= radv_src_access_flush(cmd_buffer, pBufferMemoryBarriers[i].srcAccessMask,
4277 NULL);
4278 dst_flush_bits |= radv_dst_access_flush(cmd_buffer, pBufferMemoryBarriers[i].dstAccessMask,
4279 NULL);
4280 }
4281
4282 for (uint32_t i = 0; i < imageMemoryBarrierCount; i++) {
4283 RADV_FROM_HANDLE(radv_image, image, pImageMemoryBarriers[i].image);
4284
4285 src_flush_bits |= radv_src_access_flush(cmd_buffer, pImageMemoryBarriers[i].srcAccessMask,
4286 image);
4287 dst_flush_bits |= radv_dst_access_flush(cmd_buffer, pImageMemoryBarriers[i].dstAccessMask,
4288 image);
4289 }
4290
4291 radv_stage_flush(cmd_buffer, info->srcStageMask);
4292 cmd_buffer->state.flush_bits |= src_flush_bits;
4293
4294 for (uint32_t i = 0; i < imageMemoryBarrierCount; i++) {
4295 RADV_FROM_HANDLE(radv_image, image, pImageMemoryBarriers[i].image);
4296 radv_handle_image_transition(cmd_buffer, image,
4297 pImageMemoryBarriers[i].oldLayout,
4298 pImageMemoryBarriers[i].newLayout,
4299 pImageMemoryBarriers[i].srcQueueFamilyIndex,
4300 pImageMemoryBarriers[i].dstQueueFamilyIndex,
4301 &pImageMemoryBarriers[i].subresourceRange,
4302 0);
4303 }
4304
4305 /* Make sure CP DMA is idle because the driver might have performed a
4306 * DMA operation for copying or filling buffers/images.
4307 */
4308 si_cp_dma_wait_for_idle(cmd_buffer);
4309
4310 cmd_buffer->state.flush_bits |= dst_flush_bits;
4311 }
4312
4313 void radv_CmdPipelineBarrier(
4314 VkCommandBuffer commandBuffer,
4315 VkPipelineStageFlags srcStageMask,
4316 VkPipelineStageFlags destStageMask,
4317 VkBool32 byRegion,
4318 uint32_t memoryBarrierCount,
4319 const VkMemoryBarrier* pMemoryBarriers,
4320 uint32_t bufferMemoryBarrierCount,
4321 const VkBufferMemoryBarrier* pBufferMemoryBarriers,
4322 uint32_t imageMemoryBarrierCount,
4323 const VkImageMemoryBarrier* pImageMemoryBarriers)
4324 {
4325 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
4326 struct radv_barrier_info info;
4327
4328 info.eventCount = 0;
4329 info.pEvents = NULL;
4330 info.srcStageMask = srcStageMask;
4331
4332 radv_barrier(cmd_buffer, memoryBarrierCount, pMemoryBarriers,
4333 bufferMemoryBarrierCount, pBufferMemoryBarriers,
4334 imageMemoryBarrierCount, pImageMemoryBarriers, &info);
4335 }
4336
4337
4338 static void write_event(struct radv_cmd_buffer *cmd_buffer,
4339 struct radv_event *event,
4340 VkPipelineStageFlags stageMask,
4341 unsigned value)
4342 {
4343 struct radeon_cmdbuf *cs = cmd_buffer->cs;
4344 uint64_t va = radv_buffer_get_va(event->bo);
4345
4346 radv_cs_add_buffer(cmd_buffer->device->ws, cs, event->bo);
4347
4348 MAYBE_UNUSED unsigned cdw_max = radeon_check_space(cmd_buffer->device->ws, cs, 18);
4349
4350 /* Flags that only require a top-of-pipe event. */
4351 VkPipelineStageFlags top_of_pipe_flags =
4352 VK_PIPELINE_STAGE_TOP_OF_PIPE_BIT;
4353
4354 /* Flags that only require a post-index-fetch event. */
4355 VkPipelineStageFlags post_index_fetch_flags =
4356 top_of_pipe_flags |
4357 VK_PIPELINE_STAGE_DRAW_INDIRECT_BIT |
4358 VK_PIPELINE_STAGE_VERTEX_INPUT_BIT;
4359
4360 /* Make sure CP DMA is idle because the driver might have performed a
4361 * DMA operation for copying or filling buffers/images.
4362 */
4363 si_cp_dma_wait_for_idle(cmd_buffer);
4364
4365 /* TODO: Emit EOS events for syncing PS/CS stages. */
4366
4367 if (!(stageMask & ~top_of_pipe_flags)) {
4368 /* Just need to sync the PFP engine. */
4369 radeon_emit(cs, PKT3(PKT3_WRITE_DATA, 3, 0));
4370 radeon_emit(cs, S_370_DST_SEL(V_370_MEM_ASYNC) |
4371 S_370_WR_CONFIRM(1) |
4372 S_370_ENGINE_SEL(V_370_PFP));
4373 radeon_emit(cs, va);
4374 radeon_emit(cs, va >> 32);
4375 radeon_emit(cs, value);
4376 } else if (!(stageMask & ~post_index_fetch_flags)) {
4377 /* Sync ME because PFP reads index and indirect buffers. */
4378 radeon_emit(cs, PKT3(PKT3_WRITE_DATA, 3, 0));
4379 radeon_emit(cs, S_370_DST_SEL(V_370_MEM_ASYNC) |
4380 S_370_WR_CONFIRM(1) |
4381 S_370_ENGINE_SEL(V_370_ME));
4382 radeon_emit(cs, va);
4383 radeon_emit(cs, va >> 32);
4384 radeon_emit(cs, value);
4385 } else {
4386 /* Otherwise, sync all prior GPU work using an EOP event. */
4387 si_cs_emit_write_event_eop(cs,
4388 cmd_buffer->device->physical_device->rad_info.chip_class,
4389 radv_cmd_buffer_uses_mec(cmd_buffer),
4390 V_028A90_BOTTOM_OF_PIPE_TS, 0,
4391 EOP_DATA_SEL_VALUE_32BIT, va, 2, value,
4392 cmd_buffer->gfx9_eop_bug_va);
4393 }
4394
4395 assert(cmd_buffer->cs->cdw <= cdw_max);
4396 }
4397
4398 void radv_CmdSetEvent(VkCommandBuffer commandBuffer,
4399 VkEvent _event,
4400 VkPipelineStageFlags stageMask)
4401 {
4402 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
4403 RADV_FROM_HANDLE(radv_event, event, _event);
4404
4405 write_event(cmd_buffer, event, stageMask, 1);
4406 }
4407
4408 void radv_CmdResetEvent(VkCommandBuffer commandBuffer,
4409 VkEvent _event,
4410 VkPipelineStageFlags stageMask)
4411 {
4412 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
4413 RADV_FROM_HANDLE(radv_event, event, _event);
4414
4415 write_event(cmd_buffer, event, stageMask, 0);
4416 }
4417
4418 void radv_CmdWaitEvents(VkCommandBuffer commandBuffer,
4419 uint32_t eventCount,
4420 const VkEvent* pEvents,
4421 VkPipelineStageFlags srcStageMask,
4422 VkPipelineStageFlags dstStageMask,
4423 uint32_t memoryBarrierCount,
4424 const VkMemoryBarrier* pMemoryBarriers,
4425 uint32_t bufferMemoryBarrierCount,
4426 const VkBufferMemoryBarrier* pBufferMemoryBarriers,
4427 uint32_t imageMemoryBarrierCount,
4428 const VkImageMemoryBarrier* pImageMemoryBarriers)
4429 {
4430 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
4431 struct radv_barrier_info info;
4432
4433 info.eventCount = eventCount;
4434 info.pEvents = pEvents;
4435 info.srcStageMask = 0;
4436
4437 radv_barrier(cmd_buffer, memoryBarrierCount, pMemoryBarriers,
4438 bufferMemoryBarrierCount, pBufferMemoryBarriers,
4439 imageMemoryBarrierCount, pImageMemoryBarriers, &info);
4440 }
4441
4442
4443 void radv_CmdSetDeviceMask(VkCommandBuffer commandBuffer,
4444 uint32_t deviceMask)
4445 {
4446 /* No-op */
4447 }
4448
4449 /* VK_EXT_conditional_rendering */
4450 void radv_CmdBeginConditionalRenderingEXT(
4451 VkCommandBuffer commandBuffer,
4452 const VkConditionalRenderingBeginInfoEXT* pConditionalRenderingBegin)
4453 {
4454 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
4455 RADV_FROM_HANDLE(radv_buffer, buffer, pConditionalRenderingBegin->buffer);
4456 bool draw_visible = true;
4457 uint64_t va;
4458
4459 va = radv_buffer_get_va(buffer->bo) + pConditionalRenderingBegin->offset;
4460
4461 /* By default, if the 32-bit value at offset in buffer memory is zero,
4462 * then the rendering commands are discarded, otherwise they are
4463 * executed as normal. If the inverted flag is set, all commands are
4464 * discarded if the value is non zero.
4465 */
4466 if (pConditionalRenderingBegin->flags &
4467 VK_CONDITIONAL_RENDERING_INVERTED_BIT_EXT) {
4468 draw_visible = false;
4469 }
4470
4471 /* Enable predication for this command buffer. */
4472 si_emit_set_predication_state(cmd_buffer, draw_visible, va);
4473 cmd_buffer->state.predicating = true;
4474
4475 /* Store conditional rendering user info. */
4476 cmd_buffer->state.predication_type = draw_visible;
4477 cmd_buffer->state.predication_va = va;
4478 }
4479
4480 void radv_CmdEndConditionalRenderingEXT(
4481 VkCommandBuffer commandBuffer)
4482 {
4483 RADV_FROM_HANDLE(radv_cmd_buffer, cmd_buffer, commandBuffer);
4484
4485 /* Disable predication for this command buffer. */
4486 si_emit_set_predication_state(cmd_buffer, false, 0);
4487 cmd_buffer->state.predicating = false;
4488
4489 /* Reset conditional rendering user info. */
4490 cmd_buffer->state.predication_type = -1;
4491 cmd_buffer->state.predication_va = 0;
4492 }