2 * Copyright © 2016 Red Hat.
3 * Copyright © 2016 Bas Nieuwenhuizen
5 * based in part on anv driver which is:
6 * Copyright © 2015 Intel Corporation
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the "Software"),
10 * to deal in the Software without restriction, including without limitation
11 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
12 * and/or sell copies of the Software, and to permit persons to whom the
13 * Software is furnished to do so, subject to the following conditions:
15 * The above copyright notice and this permission notice (including the next
16 * paragraph) shall be included in all copies or substantial portions of the
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
23 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
24 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
28 #include "util/mesa-sha1.h"
29 #include "util/u_atomic.h"
30 #include "radv_debug.h"
31 #include "radv_private.h"
33 #include "radv_shader.h"
35 #include "nir/nir_builder.h"
36 #include "spirv/nir_spirv.h"
39 #include <llvm-c/Core.h>
40 #include <llvm-c/TargetMachine.h>
43 #include "ac_binary.h"
44 #include "ac_llvm_util.h"
45 #include "ac_nir_to_llvm.h"
46 #include "vk_format.h"
47 #include "util/debug.h"
48 #include "ac_exp_param.h"
49 #include "ac_shader_util.h"
50 #include "main/menums.h"
52 struct radv_blend_state
{
53 uint32_t blend_enable_4bit
;
54 uint32_t need_src_alpha
;
56 uint32_t cb_color_control
;
57 uint32_t cb_target_mask
;
58 uint32_t cb_target_enabled_4bit
;
59 uint32_t sx_mrt_blend_opt
[8];
60 uint32_t cb_blend_control
[8];
62 uint32_t spi_shader_col_format
;
63 uint32_t cb_shader_mask
;
64 uint32_t db_alpha_to_mask
;
66 uint32_t commutative_4bit
;
68 bool single_cb_enable
;
69 bool mrt0_is_dual_src
;
72 struct radv_dsa_order_invariance
{
73 /* Whether the final result in Z/S buffers is guaranteed to be
74 * invariant under changes to the order in which fragments arrive.
78 /* Whether the set of fragments that pass the combined Z/S test is
79 * guaranteed to be invariant under changes to the order in which
85 struct radv_tessellation_state
{
86 uint32_t ls_hs_config
;
92 struct radv_gs_state
{
93 uint32_t vgt_gs_onchip_cntl
;
94 uint32_t vgt_gs_max_prims_per_subgroup
;
95 uint32_t vgt_esgs_ring_itemsize
;
100 radv_pipeline_destroy(struct radv_device
*device
,
101 struct radv_pipeline
*pipeline
,
102 const VkAllocationCallbacks
* allocator
)
104 for (unsigned i
= 0; i
< MESA_SHADER_STAGES
; ++i
)
105 if (pipeline
->shaders
[i
])
106 radv_shader_variant_destroy(device
, pipeline
->shaders
[i
]);
108 if (pipeline
->gs_copy_shader
)
109 radv_shader_variant_destroy(device
, pipeline
->gs_copy_shader
);
112 free(pipeline
->cs
.buf
);
113 vk_free2(&device
->alloc
, allocator
, pipeline
);
116 void radv_DestroyPipeline(
118 VkPipeline _pipeline
,
119 const VkAllocationCallbacks
* pAllocator
)
121 RADV_FROM_HANDLE(radv_device
, device
, _device
);
122 RADV_FROM_HANDLE(radv_pipeline
, pipeline
, _pipeline
);
127 radv_pipeline_destroy(device
, pipeline
, pAllocator
);
130 static uint32_t get_hash_flags(struct radv_device
*device
)
132 uint32_t hash_flags
= 0;
134 if (device
->instance
->debug_flags
& RADV_DEBUG_UNSAFE_MATH
)
135 hash_flags
|= RADV_HASH_SHADER_UNSAFE_MATH
;
136 if (device
->instance
->perftest_flags
& RADV_PERFTEST_SISCHED
)
137 hash_flags
|= RADV_HASH_SHADER_SISCHED
;
142 radv_pipeline_scratch_init(struct radv_device
*device
,
143 struct radv_pipeline
*pipeline
)
145 unsigned scratch_bytes_per_wave
= 0;
146 unsigned max_waves
= 0;
147 unsigned min_waves
= 1;
149 for (int i
= 0; i
< MESA_SHADER_STAGES
; ++i
) {
150 if (pipeline
->shaders
[i
]) {
151 unsigned max_stage_waves
= device
->scratch_waves
;
153 scratch_bytes_per_wave
= MAX2(scratch_bytes_per_wave
,
154 pipeline
->shaders
[i
]->config
.scratch_bytes_per_wave
);
156 max_stage_waves
= MIN2(max_stage_waves
,
157 4 * device
->physical_device
->rad_info
.num_good_compute_units
*
158 (256 / pipeline
->shaders
[i
]->config
.num_vgprs
));
159 max_waves
= MAX2(max_waves
, max_stage_waves
);
163 if (pipeline
->shaders
[MESA_SHADER_COMPUTE
]) {
164 unsigned group_size
= pipeline
->shaders
[MESA_SHADER_COMPUTE
]->info
.cs
.block_size
[0] *
165 pipeline
->shaders
[MESA_SHADER_COMPUTE
]->info
.cs
.block_size
[1] *
166 pipeline
->shaders
[MESA_SHADER_COMPUTE
]->info
.cs
.block_size
[2];
167 min_waves
= MAX2(min_waves
, round_up_u32(group_size
, 64));
170 if (scratch_bytes_per_wave
)
171 max_waves
= MIN2(max_waves
, 0xffffffffu
/ scratch_bytes_per_wave
);
173 if (scratch_bytes_per_wave
&& max_waves
< min_waves
) {
174 /* Not really true at this moment, but will be true on first
175 * execution. Avoid having hanging shaders. */
176 return vk_error(device
->instance
, VK_ERROR_OUT_OF_DEVICE_MEMORY
);
178 pipeline
->scratch_bytes_per_wave
= scratch_bytes_per_wave
;
179 pipeline
->max_waves
= max_waves
;
183 static uint32_t si_translate_blend_logic_op(VkLogicOp op
)
186 case VK_LOGIC_OP_CLEAR
:
187 return V_028808_ROP3_CLEAR
;
188 case VK_LOGIC_OP_AND
:
189 return V_028808_ROP3_AND
;
190 case VK_LOGIC_OP_AND_REVERSE
:
191 return V_028808_ROP3_AND_REVERSE
;
192 case VK_LOGIC_OP_COPY
:
193 return V_028808_ROP3_COPY
;
194 case VK_LOGIC_OP_AND_INVERTED
:
195 return V_028808_ROP3_AND_INVERTED
;
196 case VK_LOGIC_OP_NO_OP
:
197 return V_028808_ROP3_NO_OP
;
198 case VK_LOGIC_OP_XOR
:
199 return V_028808_ROP3_XOR
;
201 return V_028808_ROP3_OR
;
202 case VK_LOGIC_OP_NOR
:
203 return V_028808_ROP3_NOR
;
204 case VK_LOGIC_OP_EQUIVALENT
:
205 return V_028808_ROP3_EQUIVALENT
;
206 case VK_LOGIC_OP_INVERT
:
207 return V_028808_ROP3_INVERT
;
208 case VK_LOGIC_OP_OR_REVERSE
:
209 return V_028808_ROP3_OR_REVERSE
;
210 case VK_LOGIC_OP_COPY_INVERTED
:
211 return V_028808_ROP3_COPY_INVERTED
;
212 case VK_LOGIC_OP_OR_INVERTED
:
213 return V_028808_ROP3_OR_INVERTED
;
214 case VK_LOGIC_OP_NAND
:
215 return V_028808_ROP3_NAND
;
216 case VK_LOGIC_OP_SET
:
217 return V_028808_ROP3_SET
;
219 unreachable("Unhandled logic op");
224 static uint32_t si_translate_blend_function(VkBlendOp op
)
227 case VK_BLEND_OP_ADD
:
228 return V_028780_COMB_DST_PLUS_SRC
;
229 case VK_BLEND_OP_SUBTRACT
:
230 return V_028780_COMB_SRC_MINUS_DST
;
231 case VK_BLEND_OP_REVERSE_SUBTRACT
:
232 return V_028780_COMB_DST_MINUS_SRC
;
233 case VK_BLEND_OP_MIN
:
234 return V_028780_COMB_MIN_DST_SRC
;
235 case VK_BLEND_OP_MAX
:
236 return V_028780_COMB_MAX_DST_SRC
;
242 static uint32_t si_translate_blend_factor(VkBlendFactor factor
)
245 case VK_BLEND_FACTOR_ZERO
:
246 return V_028780_BLEND_ZERO
;
247 case VK_BLEND_FACTOR_ONE
:
248 return V_028780_BLEND_ONE
;
249 case VK_BLEND_FACTOR_SRC_COLOR
:
250 return V_028780_BLEND_SRC_COLOR
;
251 case VK_BLEND_FACTOR_ONE_MINUS_SRC_COLOR
:
252 return V_028780_BLEND_ONE_MINUS_SRC_COLOR
;
253 case VK_BLEND_FACTOR_DST_COLOR
:
254 return V_028780_BLEND_DST_COLOR
;
255 case VK_BLEND_FACTOR_ONE_MINUS_DST_COLOR
:
256 return V_028780_BLEND_ONE_MINUS_DST_COLOR
;
257 case VK_BLEND_FACTOR_SRC_ALPHA
:
258 return V_028780_BLEND_SRC_ALPHA
;
259 case VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA
:
260 return V_028780_BLEND_ONE_MINUS_SRC_ALPHA
;
261 case VK_BLEND_FACTOR_DST_ALPHA
:
262 return V_028780_BLEND_DST_ALPHA
;
263 case VK_BLEND_FACTOR_ONE_MINUS_DST_ALPHA
:
264 return V_028780_BLEND_ONE_MINUS_DST_ALPHA
;
265 case VK_BLEND_FACTOR_CONSTANT_COLOR
:
266 return V_028780_BLEND_CONSTANT_COLOR
;
267 case VK_BLEND_FACTOR_ONE_MINUS_CONSTANT_COLOR
:
268 return V_028780_BLEND_ONE_MINUS_CONSTANT_COLOR
;
269 case VK_BLEND_FACTOR_CONSTANT_ALPHA
:
270 return V_028780_BLEND_CONSTANT_ALPHA
;
271 case VK_BLEND_FACTOR_ONE_MINUS_CONSTANT_ALPHA
:
272 return V_028780_BLEND_ONE_MINUS_CONSTANT_ALPHA
;
273 case VK_BLEND_FACTOR_SRC_ALPHA_SATURATE
:
274 return V_028780_BLEND_SRC_ALPHA_SATURATE
;
275 case VK_BLEND_FACTOR_SRC1_COLOR
:
276 return V_028780_BLEND_SRC1_COLOR
;
277 case VK_BLEND_FACTOR_ONE_MINUS_SRC1_COLOR
:
278 return V_028780_BLEND_INV_SRC1_COLOR
;
279 case VK_BLEND_FACTOR_SRC1_ALPHA
:
280 return V_028780_BLEND_SRC1_ALPHA
;
281 case VK_BLEND_FACTOR_ONE_MINUS_SRC1_ALPHA
:
282 return V_028780_BLEND_INV_SRC1_ALPHA
;
288 static uint32_t si_translate_blend_opt_function(VkBlendOp op
)
291 case VK_BLEND_OP_ADD
:
292 return V_028760_OPT_COMB_ADD
;
293 case VK_BLEND_OP_SUBTRACT
:
294 return V_028760_OPT_COMB_SUBTRACT
;
295 case VK_BLEND_OP_REVERSE_SUBTRACT
:
296 return V_028760_OPT_COMB_REVSUBTRACT
;
297 case VK_BLEND_OP_MIN
:
298 return V_028760_OPT_COMB_MIN
;
299 case VK_BLEND_OP_MAX
:
300 return V_028760_OPT_COMB_MAX
;
302 return V_028760_OPT_COMB_BLEND_DISABLED
;
306 static uint32_t si_translate_blend_opt_factor(VkBlendFactor factor
, bool is_alpha
)
309 case VK_BLEND_FACTOR_ZERO
:
310 return V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_ALL
;
311 case VK_BLEND_FACTOR_ONE
:
312 return V_028760_BLEND_OPT_PRESERVE_ALL_IGNORE_NONE
;
313 case VK_BLEND_FACTOR_SRC_COLOR
:
314 return is_alpha
? V_028760_BLEND_OPT_PRESERVE_A1_IGNORE_A0
315 : V_028760_BLEND_OPT_PRESERVE_C1_IGNORE_C0
;
316 case VK_BLEND_FACTOR_ONE_MINUS_SRC_COLOR
:
317 return is_alpha
? V_028760_BLEND_OPT_PRESERVE_A0_IGNORE_A1
318 : V_028760_BLEND_OPT_PRESERVE_C0_IGNORE_C1
;
319 case VK_BLEND_FACTOR_SRC_ALPHA
:
320 return V_028760_BLEND_OPT_PRESERVE_A1_IGNORE_A0
;
321 case VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA
:
322 return V_028760_BLEND_OPT_PRESERVE_A0_IGNORE_A1
;
323 case VK_BLEND_FACTOR_SRC_ALPHA_SATURATE
:
324 return is_alpha
? V_028760_BLEND_OPT_PRESERVE_ALL_IGNORE_NONE
325 : V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_A0
;
327 return V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_NONE
;
332 * Get rid of DST in the blend factors by commuting the operands:
333 * func(src * DST, dst * 0) ---> func(src * 0, dst * SRC)
335 static void si_blend_remove_dst(unsigned *func
, unsigned *src_factor
,
336 unsigned *dst_factor
, unsigned expected_dst
,
337 unsigned replacement_src
)
339 if (*src_factor
== expected_dst
&&
340 *dst_factor
== VK_BLEND_FACTOR_ZERO
) {
341 *src_factor
= VK_BLEND_FACTOR_ZERO
;
342 *dst_factor
= replacement_src
;
344 /* Commuting the operands requires reversing subtractions. */
345 if (*func
== VK_BLEND_OP_SUBTRACT
)
346 *func
= VK_BLEND_OP_REVERSE_SUBTRACT
;
347 else if (*func
== VK_BLEND_OP_REVERSE_SUBTRACT
)
348 *func
= VK_BLEND_OP_SUBTRACT
;
352 static bool si_blend_factor_uses_dst(unsigned factor
)
354 return factor
== VK_BLEND_FACTOR_DST_COLOR
||
355 factor
== VK_BLEND_FACTOR_DST_ALPHA
||
356 factor
== VK_BLEND_FACTOR_SRC_ALPHA_SATURATE
||
357 factor
== VK_BLEND_FACTOR_ONE_MINUS_DST_ALPHA
||
358 factor
== VK_BLEND_FACTOR_ONE_MINUS_DST_COLOR
;
361 static bool is_dual_src(VkBlendFactor factor
)
364 case VK_BLEND_FACTOR_SRC1_COLOR
:
365 case VK_BLEND_FACTOR_ONE_MINUS_SRC1_COLOR
:
366 case VK_BLEND_FACTOR_SRC1_ALPHA
:
367 case VK_BLEND_FACTOR_ONE_MINUS_SRC1_ALPHA
:
374 static unsigned si_choose_spi_color_format(VkFormat vk_format
,
376 bool blend_need_alpha
)
378 const struct vk_format_description
*desc
= vk_format_description(vk_format
);
379 unsigned format
, ntype
, swap
;
381 /* Alpha is needed for alpha-to-coverage.
382 * Blending may be with or without alpha.
384 unsigned normal
= 0; /* most optimal, may not support blending or export alpha */
385 unsigned alpha
= 0; /* exports alpha, but may not support blending */
386 unsigned blend
= 0; /* supports blending, but may not export alpha */
387 unsigned blend_alpha
= 0; /* least optimal, supports blending and exports alpha */
389 format
= radv_translate_colorformat(vk_format
);
390 ntype
= radv_translate_color_numformat(vk_format
, desc
,
391 vk_format_get_first_non_void_channel(vk_format
));
392 swap
= radv_translate_colorswap(vk_format
, false);
394 /* Choose the SPI color formats. These are required values for Stoney/RB+.
395 * Other chips have multiple choices, though they are not necessarily better.
398 case V_028C70_COLOR_5_6_5
:
399 case V_028C70_COLOR_1_5_5_5
:
400 case V_028C70_COLOR_5_5_5_1
:
401 case V_028C70_COLOR_4_4_4_4
:
402 case V_028C70_COLOR_10_11_11
:
403 case V_028C70_COLOR_11_11_10
:
404 case V_028C70_COLOR_8
:
405 case V_028C70_COLOR_8_8
:
406 case V_028C70_COLOR_8_8_8_8
:
407 case V_028C70_COLOR_10_10_10_2
:
408 case V_028C70_COLOR_2_10_10_10
:
409 if (ntype
== V_028C70_NUMBER_UINT
)
410 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_UINT16_ABGR
;
411 else if (ntype
== V_028C70_NUMBER_SINT
)
412 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_SINT16_ABGR
;
414 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_FP16_ABGR
;
417 case V_028C70_COLOR_16
:
418 case V_028C70_COLOR_16_16
:
419 case V_028C70_COLOR_16_16_16_16
:
420 if (ntype
== V_028C70_NUMBER_UNORM
||
421 ntype
== V_028C70_NUMBER_SNORM
) {
422 /* UNORM16 and SNORM16 don't support blending */
423 if (ntype
== V_028C70_NUMBER_UNORM
)
424 normal
= alpha
= V_028714_SPI_SHADER_UNORM16_ABGR
;
426 normal
= alpha
= V_028714_SPI_SHADER_SNORM16_ABGR
;
428 /* Use 32 bits per channel for blending. */
429 if (format
== V_028C70_COLOR_16
) {
430 if (swap
== V_028C70_SWAP_STD
) { /* R */
431 blend
= V_028714_SPI_SHADER_32_R
;
432 blend_alpha
= V_028714_SPI_SHADER_32_AR
;
433 } else if (swap
== V_028C70_SWAP_ALT_REV
) /* A */
434 blend
= blend_alpha
= V_028714_SPI_SHADER_32_AR
;
437 } else if (format
== V_028C70_COLOR_16_16
) {
438 if (swap
== V_028C70_SWAP_STD
) { /* RG */
439 blend
= V_028714_SPI_SHADER_32_GR
;
440 blend_alpha
= V_028714_SPI_SHADER_32_ABGR
;
441 } else if (swap
== V_028C70_SWAP_ALT
) /* RA */
442 blend
= blend_alpha
= V_028714_SPI_SHADER_32_AR
;
445 } else /* 16_16_16_16 */
446 blend
= blend_alpha
= V_028714_SPI_SHADER_32_ABGR
;
447 } else if (ntype
== V_028C70_NUMBER_UINT
)
448 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_UINT16_ABGR
;
449 else if (ntype
== V_028C70_NUMBER_SINT
)
450 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_SINT16_ABGR
;
451 else if (ntype
== V_028C70_NUMBER_FLOAT
)
452 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_FP16_ABGR
;
457 case V_028C70_COLOR_32
:
458 if (swap
== V_028C70_SWAP_STD
) { /* R */
459 blend
= normal
= V_028714_SPI_SHADER_32_R
;
460 alpha
= blend_alpha
= V_028714_SPI_SHADER_32_AR
;
461 } else if (swap
== V_028C70_SWAP_ALT_REV
) /* A */
462 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_32_AR
;
467 case V_028C70_COLOR_32_32
:
468 if (swap
== V_028C70_SWAP_STD
) { /* RG */
469 blend
= normal
= V_028714_SPI_SHADER_32_GR
;
470 alpha
= blend_alpha
= V_028714_SPI_SHADER_32_ABGR
;
471 } else if (swap
== V_028C70_SWAP_ALT
) /* RA */
472 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_32_AR
;
477 case V_028C70_COLOR_32_32_32_32
:
478 case V_028C70_COLOR_8_24
:
479 case V_028C70_COLOR_24_8
:
480 case V_028C70_COLOR_X24_8_32_FLOAT
:
481 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_32_ABGR
;
485 unreachable("unhandled blend format");
488 if (blend_enable
&& blend_need_alpha
)
490 else if(blend_need_alpha
)
492 else if(blend_enable
)
499 radv_pipeline_compute_spi_color_formats(struct radv_pipeline
*pipeline
,
500 const VkGraphicsPipelineCreateInfo
*pCreateInfo
,
501 struct radv_blend_state
*blend
)
503 RADV_FROM_HANDLE(radv_render_pass
, pass
, pCreateInfo
->renderPass
);
504 struct radv_subpass
*subpass
= pass
->subpasses
+ pCreateInfo
->subpass
;
505 unsigned col_format
= 0;
506 unsigned num_targets
;
508 for (unsigned i
= 0; i
< (blend
->single_cb_enable
? 1 : subpass
->color_count
); ++i
) {
511 if (subpass
->color_attachments
[i
].attachment
== VK_ATTACHMENT_UNUSED
) {
512 cf
= V_028714_SPI_SHADER_ZERO
;
514 struct radv_render_pass_attachment
*attachment
= pass
->attachments
+ subpass
->color_attachments
[i
].attachment
;
516 blend
->blend_enable_4bit
& (0xfu
<< (i
* 4));
518 cf
= si_choose_spi_color_format(attachment
->format
,
520 blend
->need_src_alpha
& (1 << i
));
523 col_format
|= cf
<< (4 * i
);
526 if (!(col_format
& 0xf) && blend
->need_src_alpha
& (1 << 0)) {
527 /* When a subpass doesn't have any color attachments, write the
528 * alpha channel of MRT0 when alpha coverage is enabled because
529 * the depth attachment needs it.
531 col_format
|= V_028714_SPI_SHADER_32_AR
;
534 /* If the i-th target format is set, all previous target formats must
535 * be non-zero to avoid hangs.
537 num_targets
= (util_last_bit(col_format
) + 3) / 4;
538 for (unsigned i
= 0; i
< num_targets
; i
++) {
539 if (!(col_format
& (0xf << (i
* 4)))) {
540 col_format
|= V_028714_SPI_SHADER_32_R
<< (i
* 4);
544 /* The output for dual source blending should have the same format as
547 if (blend
->mrt0_is_dual_src
)
548 col_format
|= (col_format
& 0xf) << 4;
550 blend
->cb_shader_mask
= ac_get_cb_shader_mask(col_format
);
551 blend
->spi_shader_col_format
= col_format
;
555 format_is_int8(VkFormat format
)
557 const struct vk_format_description
*desc
= vk_format_description(format
);
558 int channel
= vk_format_get_first_non_void_channel(format
);
560 return channel
>= 0 && desc
->channel
[channel
].pure_integer
&&
561 desc
->channel
[channel
].size
== 8;
565 format_is_int10(VkFormat format
)
567 const struct vk_format_description
*desc
= vk_format_description(format
);
569 if (desc
->nr_channels
!= 4)
571 for (unsigned i
= 0; i
< 4; i
++) {
572 if (desc
->channel
[i
].pure_integer
&& desc
->channel
[i
].size
== 10)
579 * Ordered so that for each i,
580 * radv_format_meta_fs_key(radv_fs_key_format_exemplars[i]) == i.
582 const VkFormat radv_fs_key_format_exemplars
[NUM_META_FS_KEYS
] = {
583 VK_FORMAT_R32_SFLOAT
,
584 VK_FORMAT_R32G32_SFLOAT
,
585 VK_FORMAT_R8G8B8A8_UNORM
,
586 VK_FORMAT_R16G16B16A16_UNORM
,
587 VK_FORMAT_R16G16B16A16_SNORM
,
588 VK_FORMAT_R16G16B16A16_UINT
,
589 VK_FORMAT_R16G16B16A16_SINT
,
590 VK_FORMAT_R32G32B32A32_SFLOAT
,
591 VK_FORMAT_R8G8B8A8_UINT
,
592 VK_FORMAT_R8G8B8A8_SINT
,
593 VK_FORMAT_A2R10G10B10_UINT_PACK32
,
594 VK_FORMAT_A2R10G10B10_SINT_PACK32
,
597 unsigned radv_format_meta_fs_key(VkFormat format
)
599 unsigned col_format
= si_choose_spi_color_format(format
, false, false);
601 assert(col_format
!= V_028714_SPI_SHADER_32_AR
);
602 if (col_format
>= V_028714_SPI_SHADER_32_AR
)
603 --col_format
; /* Skip V_028714_SPI_SHADER_32_AR since there is no such VkFormat */
605 --col_format
; /* Skip V_028714_SPI_SHADER_ZERO */
606 bool is_int8
= format_is_int8(format
);
607 bool is_int10
= format_is_int10(format
);
609 return col_format
+ (is_int8
? 3 : is_int10
? 5 : 0);
613 radv_pipeline_compute_get_int_clamp(const VkGraphicsPipelineCreateInfo
*pCreateInfo
,
614 unsigned *is_int8
, unsigned *is_int10
)
616 RADV_FROM_HANDLE(radv_render_pass
, pass
, pCreateInfo
->renderPass
);
617 struct radv_subpass
*subpass
= pass
->subpasses
+ pCreateInfo
->subpass
;
621 for (unsigned i
= 0; i
< subpass
->color_count
; ++i
) {
622 struct radv_render_pass_attachment
*attachment
;
624 if (subpass
->color_attachments
[i
].attachment
== VK_ATTACHMENT_UNUSED
)
627 attachment
= pass
->attachments
+ subpass
->color_attachments
[i
].attachment
;
629 if (format_is_int8(attachment
->format
))
631 if (format_is_int10(attachment
->format
))
637 radv_blend_check_commutativity(struct radv_blend_state
*blend
,
638 VkBlendOp op
, VkBlendFactor src
,
639 VkBlendFactor dst
, unsigned chanmask
)
641 /* Src factor is allowed when it does not depend on Dst. */
642 static const uint32_t src_allowed
=
643 (1u << VK_BLEND_FACTOR_ONE
) |
644 (1u << VK_BLEND_FACTOR_SRC_COLOR
) |
645 (1u << VK_BLEND_FACTOR_SRC_ALPHA
) |
646 (1u << VK_BLEND_FACTOR_SRC_ALPHA_SATURATE
) |
647 (1u << VK_BLEND_FACTOR_CONSTANT_COLOR
) |
648 (1u << VK_BLEND_FACTOR_CONSTANT_ALPHA
) |
649 (1u << VK_BLEND_FACTOR_SRC1_COLOR
) |
650 (1u << VK_BLEND_FACTOR_SRC1_ALPHA
) |
651 (1u << VK_BLEND_FACTOR_ZERO
) |
652 (1u << VK_BLEND_FACTOR_ONE_MINUS_SRC_COLOR
) |
653 (1u << VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA
) |
654 (1u << VK_BLEND_FACTOR_ONE_MINUS_CONSTANT_COLOR
) |
655 (1u << VK_BLEND_FACTOR_ONE_MINUS_CONSTANT_ALPHA
) |
656 (1u << VK_BLEND_FACTOR_ONE_MINUS_SRC1_COLOR
) |
657 (1u << VK_BLEND_FACTOR_ONE_MINUS_SRC1_ALPHA
);
659 if (dst
== VK_BLEND_FACTOR_ONE
&&
660 (src_allowed
& (1u << src
))) {
661 /* Addition is commutative, but floating point addition isn't
662 * associative: subtle changes can be introduced via different
663 * rounding. Be conservative, only enable for min and max.
665 if (op
== VK_BLEND_OP_MAX
|| op
== VK_BLEND_OP_MIN
)
666 blend
->commutative_4bit
|= chanmask
;
670 static struct radv_blend_state
671 radv_pipeline_init_blend_state(struct radv_pipeline
*pipeline
,
672 const VkGraphicsPipelineCreateInfo
*pCreateInfo
,
673 const struct radv_graphics_pipeline_create_info
*extra
)
675 const VkPipelineColorBlendStateCreateInfo
*vkblend
= pCreateInfo
->pColorBlendState
;
676 const VkPipelineMultisampleStateCreateInfo
*vkms
= pCreateInfo
->pMultisampleState
;
677 struct radv_blend_state blend
= {0};
678 unsigned mode
= V_028808_CB_NORMAL
;
684 if (extra
&& extra
->custom_blend_mode
) {
685 blend
.single_cb_enable
= true;
686 mode
= extra
->custom_blend_mode
;
688 blend
.cb_color_control
= 0;
689 if (vkblend
->logicOpEnable
)
690 blend
.cb_color_control
|= S_028808_ROP3(si_translate_blend_logic_op(vkblend
->logicOp
));
692 blend
.cb_color_control
|= S_028808_ROP3(V_028808_ROP3_COPY
);
694 blend
.db_alpha_to_mask
= S_028B70_ALPHA_TO_MASK_OFFSET0(3) |
695 S_028B70_ALPHA_TO_MASK_OFFSET1(1) |
696 S_028B70_ALPHA_TO_MASK_OFFSET2(0) |
697 S_028B70_ALPHA_TO_MASK_OFFSET3(2) |
698 S_028B70_OFFSET_ROUND(1);
700 if (vkms
&& vkms
->alphaToCoverageEnable
) {
701 blend
.db_alpha_to_mask
|= S_028B70_ALPHA_TO_MASK_ENABLE(1);
702 blend
.need_src_alpha
|= 0x1;
705 blend
.cb_target_mask
= 0;
706 for (i
= 0; i
< vkblend
->attachmentCount
; i
++) {
707 const VkPipelineColorBlendAttachmentState
*att
= &vkblend
->pAttachments
[i
];
708 unsigned blend_cntl
= 0;
709 unsigned srcRGB_opt
, dstRGB_opt
, srcA_opt
, dstA_opt
;
710 VkBlendOp eqRGB
= att
->colorBlendOp
;
711 VkBlendFactor srcRGB
= att
->srcColorBlendFactor
;
712 VkBlendFactor dstRGB
= att
->dstColorBlendFactor
;
713 VkBlendOp eqA
= att
->alphaBlendOp
;
714 VkBlendFactor srcA
= att
->srcAlphaBlendFactor
;
715 VkBlendFactor dstA
= att
->dstAlphaBlendFactor
;
717 blend
.sx_mrt_blend_opt
[i
] = S_028760_COLOR_COMB_FCN(V_028760_OPT_COMB_BLEND_DISABLED
) | S_028760_ALPHA_COMB_FCN(V_028760_OPT_COMB_BLEND_DISABLED
);
719 if (!att
->colorWriteMask
)
722 blend
.cb_target_mask
|= (unsigned)att
->colorWriteMask
<< (4 * i
);
723 blend
.cb_target_enabled_4bit
|= 0xf << (4 * i
);
724 if (!att
->blendEnable
) {
725 blend
.cb_blend_control
[i
] = blend_cntl
;
729 if (is_dual_src(srcRGB
) || is_dual_src(dstRGB
) || is_dual_src(srcA
) || is_dual_src(dstA
))
731 blend
.mrt0_is_dual_src
= true;
733 if (eqRGB
== VK_BLEND_OP_MIN
|| eqRGB
== VK_BLEND_OP_MAX
) {
734 srcRGB
= VK_BLEND_FACTOR_ONE
;
735 dstRGB
= VK_BLEND_FACTOR_ONE
;
737 if (eqA
== VK_BLEND_OP_MIN
|| eqA
== VK_BLEND_OP_MAX
) {
738 srcA
= VK_BLEND_FACTOR_ONE
;
739 dstA
= VK_BLEND_FACTOR_ONE
;
742 radv_blend_check_commutativity(&blend
, eqRGB
, srcRGB
, dstRGB
,
744 radv_blend_check_commutativity(&blend
, eqA
, srcA
, dstA
,
747 /* Blending optimizations for RB+.
748 * These transformations don't change the behavior.
750 * First, get rid of DST in the blend factors:
751 * func(src * DST, dst * 0) ---> func(src * 0, dst * SRC)
753 si_blend_remove_dst(&eqRGB
, &srcRGB
, &dstRGB
,
754 VK_BLEND_FACTOR_DST_COLOR
,
755 VK_BLEND_FACTOR_SRC_COLOR
);
757 si_blend_remove_dst(&eqA
, &srcA
, &dstA
,
758 VK_BLEND_FACTOR_DST_COLOR
,
759 VK_BLEND_FACTOR_SRC_COLOR
);
761 si_blend_remove_dst(&eqA
, &srcA
, &dstA
,
762 VK_BLEND_FACTOR_DST_ALPHA
,
763 VK_BLEND_FACTOR_SRC_ALPHA
);
765 /* Look up the ideal settings from tables. */
766 srcRGB_opt
= si_translate_blend_opt_factor(srcRGB
, false);
767 dstRGB_opt
= si_translate_blend_opt_factor(dstRGB
, false);
768 srcA_opt
= si_translate_blend_opt_factor(srcA
, true);
769 dstA_opt
= si_translate_blend_opt_factor(dstA
, true);
771 /* Handle interdependencies. */
772 if (si_blend_factor_uses_dst(srcRGB
))
773 dstRGB_opt
= V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_NONE
;
774 if (si_blend_factor_uses_dst(srcA
))
775 dstA_opt
= V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_NONE
;
777 if (srcRGB
== VK_BLEND_FACTOR_SRC_ALPHA_SATURATE
&&
778 (dstRGB
== VK_BLEND_FACTOR_ZERO
||
779 dstRGB
== VK_BLEND_FACTOR_SRC_ALPHA
||
780 dstRGB
== VK_BLEND_FACTOR_SRC_ALPHA_SATURATE
))
781 dstRGB_opt
= V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_A0
;
783 /* Set the final value. */
784 blend
.sx_mrt_blend_opt
[i
] =
785 S_028760_COLOR_SRC_OPT(srcRGB_opt
) |
786 S_028760_COLOR_DST_OPT(dstRGB_opt
) |
787 S_028760_COLOR_COMB_FCN(si_translate_blend_opt_function(eqRGB
)) |
788 S_028760_ALPHA_SRC_OPT(srcA_opt
) |
789 S_028760_ALPHA_DST_OPT(dstA_opt
) |
790 S_028760_ALPHA_COMB_FCN(si_translate_blend_opt_function(eqA
));
791 blend_cntl
|= S_028780_ENABLE(1);
793 blend_cntl
|= S_028780_COLOR_COMB_FCN(si_translate_blend_function(eqRGB
));
794 blend_cntl
|= S_028780_COLOR_SRCBLEND(si_translate_blend_factor(srcRGB
));
795 blend_cntl
|= S_028780_COLOR_DESTBLEND(si_translate_blend_factor(dstRGB
));
796 if (srcA
!= srcRGB
|| dstA
!= dstRGB
|| eqA
!= eqRGB
) {
797 blend_cntl
|= S_028780_SEPARATE_ALPHA_BLEND(1);
798 blend_cntl
|= S_028780_ALPHA_COMB_FCN(si_translate_blend_function(eqA
));
799 blend_cntl
|= S_028780_ALPHA_SRCBLEND(si_translate_blend_factor(srcA
));
800 blend_cntl
|= S_028780_ALPHA_DESTBLEND(si_translate_blend_factor(dstA
));
802 blend
.cb_blend_control
[i
] = blend_cntl
;
804 blend
.blend_enable_4bit
|= 0xfu
<< (i
* 4);
806 if (srcRGB
== VK_BLEND_FACTOR_SRC_ALPHA
||
807 dstRGB
== VK_BLEND_FACTOR_SRC_ALPHA
||
808 srcRGB
== VK_BLEND_FACTOR_SRC_ALPHA_SATURATE
||
809 dstRGB
== VK_BLEND_FACTOR_SRC_ALPHA_SATURATE
||
810 srcRGB
== VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA
||
811 dstRGB
== VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA
)
812 blend
.need_src_alpha
|= 1 << i
;
814 for (i
= vkblend
->attachmentCount
; i
< 8; i
++) {
815 blend
.cb_blend_control
[i
] = 0;
816 blend
.sx_mrt_blend_opt
[i
] = S_028760_COLOR_COMB_FCN(V_028760_OPT_COMB_BLEND_DISABLED
) | S_028760_ALPHA_COMB_FCN(V_028760_OPT_COMB_BLEND_DISABLED
);
819 if (pipeline
->device
->physical_device
->has_rbplus
) {
820 /* Disable RB+ blend optimizations for dual source blending. */
821 if (blend
.mrt0_is_dual_src
) {
822 for (i
= 0; i
< 8; i
++) {
823 blend
.sx_mrt_blend_opt
[i
] =
824 S_028760_COLOR_COMB_FCN(V_028760_OPT_COMB_NONE
) |
825 S_028760_ALPHA_COMB_FCN(V_028760_OPT_COMB_NONE
);
829 /* RB+ doesn't work with dual source blending, logic op and
832 if (blend
.mrt0_is_dual_src
|| vkblend
->logicOpEnable
||
833 mode
== V_028808_CB_RESOLVE
)
834 blend
.cb_color_control
|= S_028808_DISABLE_DUAL_QUAD(1);
837 if (blend
.cb_target_mask
)
838 blend
.cb_color_control
|= S_028808_MODE(mode
);
840 blend
.cb_color_control
|= S_028808_MODE(V_028808_CB_DISABLE
);
842 radv_pipeline_compute_spi_color_formats(pipeline
, pCreateInfo
, &blend
);
846 static uint32_t si_translate_stencil_op(enum VkStencilOp op
)
849 case VK_STENCIL_OP_KEEP
:
850 return V_02842C_STENCIL_KEEP
;
851 case VK_STENCIL_OP_ZERO
:
852 return V_02842C_STENCIL_ZERO
;
853 case VK_STENCIL_OP_REPLACE
:
854 return V_02842C_STENCIL_REPLACE_TEST
;
855 case VK_STENCIL_OP_INCREMENT_AND_CLAMP
:
856 return V_02842C_STENCIL_ADD_CLAMP
;
857 case VK_STENCIL_OP_DECREMENT_AND_CLAMP
:
858 return V_02842C_STENCIL_SUB_CLAMP
;
859 case VK_STENCIL_OP_INVERT
:
860 return V_02842C_STENCIL_INVERT
;
861 case VK_STENCIL_OP_INCREMENT_AND_WRAP
:
862 return V_02842C_STENCIL_ADD_WRAP
;
863 case VK_STENCIL_OP_DECREMENT_AND_WRAP
:
864 return V_02842C_STENCIL_SUB_WRAP
;
870 static uint32_t si_translate_fill(VkPolygonMode func
)
873 case VK_POLYGON_MODE_FILL
:
874 return V_028814_X_DRAW_TRIANGLES
;
875 case VK_POLYGON_MODE_LINE
:
876 return V_028814_X_DRAW_LINES
;
877 case VK_POLYGON_MODE_POINT
:
878 return V_028814_X_DRAW_POINTS
;
881 return V_028814_X_DRAW_POINTS
;
885 static uint8_t radv_pipeline_get_ps_iter_samples(const VkPipelineMultisampleStateCreateInfo
*vkms
)
887 uint32_t num_samples
= vkms
->rasterizationSamples
;
888 uint32_t ps_iter_samples
= 1;
890 if (vkms
->sampleShadingEnable
) {
891 ps_iter_samples
= ceil(vkms
->minSampleShading
* num_samples
);
892 ps_iter_samples
= util_next_power_of_two(ps_iter_samples
);
894 return ps_iter_samples
;
898 radv_is_depth_write_enabled(const VkPipelineDepthStencilStateCreateInfo
*pCreateInfo
)
900 return pCreateInfo
->depthTestEnable
&&
901 pCreateInfo
->depthWriteEnable
&&
902 pCreateInfo
->depthCompareOp
!= VK_COMPARE_OP_NEVER
;
906 radv_writes_stencil(const VkStencilOpState
*state
)
908 return state
->writeMask
&&
909 (state
->failOp
!= VK_STENCIL_OP_KEEP
||
910 state
->passOp
!= VK_STENCIL_OP_KEEP
||
911 state
->depthFailOp
!= VK_STENCIL_OP_KEEP
);
915 radv_is_stencil_write_enabled(const VkPipelineDepthStencilStateCreateInfo
*pCreateInfo
)
917 return pCreateInfo
->stencilTestEnable
&&
918 (radv_writes_stencil(&pCreateInfo
->front
) ||
919 radv_writes_stencil(&pCreateInfo
->back
));
923 radv_is_ds_write_enabled(const VkPipelineDepthStencilStateCreateInfo
*pCreateInfo
)
925 return radv_is_depth_write_enabled(pCreateInfo
) ||
926 radv_is_stencil_write_enabled(pCreateInfo
);
930 radv_order_invariant_stencil_op(VkStencilOp op
)
932 /* REPLACE is normally order invariant, except when the stencil
933 * reference value is written by the fragment shader. Tracking this
934 * interaction does not seem worth the effort, so be conservative.
936 return op
!= VK_STENCIL_OP_INCREMENT_AND_CLAMP
&&
937 op
!= VK_STENCIL_OP_DECREMENT_AND_CLAMP
&&
938 op
!= VK_STENCIL_OP_REPLACE
;
942 radv_order_invariant_stencil_state(const VkStencilOpState
*state
)
944 /* Compute whether, assuming Z writes are disabled, this stencil state
945 * is order invariant in the sense that the set of passing fragments as
946 * well as the final stencil buffer result does not depend on the order
949 return !state
->writeMask
||
950 /* The following assumes that Z writes are disabled. */
951 (state
->compareOp
== VK_COMPARE_OP_ALWAYS
&&
952 radv_order_invariant_stencil_op(state
->passOp
) &&
953 radv_order_invariant_stencil_op(state
->depthFailOp
)) ||
954 (state
->compareOp
== VK_COMPARE_OP_NEVER
&&
955 radv_order_invariant_stencil_op(state
->failOp
));
959 radv_pipeline_out_of_order_rast(struct radv_pipeline
*pipeline
,
960 struct radv_blend_state
*blend
,
961 const VkGraphicsPipelineCreateInfo
*pCreateInfo
)
963 RADV_FROM_HANDLE(radv_render_pass
, pass
, pCreateInfo
->renderPass
);
964 struct radv_subpass
*subpass
= pass
->subpasses
+ pCreateInfo
->subpass
;
965 unsigned colormask
= blend
->cb_target_enabled_4bit
;
967 if (!pipeline
->device
->physical_device
->out_of_order_rast_allowed
)
970 /* Be conservative if a logic operation is enabled with color buffers. */
971 if (colormask
&& pCreateInfo
->pColorBlendState
->logicOpEnable
)
974 /* Default depth/stencil invariance when no attachment is bound. */
975 struct radv_dsa_order_invariance dsa_order_invariant
= {
976 .zs
= true, .pass_set
= true
979 if (pCreateInfo
->pDepthStencilState
&&
980 subpass
->depth_stencil_attachment
) {
981 const VkPipelineDepthStencilStateCreateInfo
*vkds
=
982 pCreateInfo
->pDepthStencilState
;
983 struct radv_render_pass_attachment
*attachment
=
984 pass
->attachments
+ subpass
->depth_stencil_attachment
->attachment
;
985 bool has_stencil
= vk_format_is_stencil(attachment
->format
);
986 struct radv_dsa_order_invariance order_invariance
[2];
987 struct radv_shader_variant
*ps
=
988 pipeline
->shaders
[MESA_SHADER_FRAGMENT
];
990 /* Compute depth/stencil order invariance in order to know if
991 * it's safe to enable out-of-order.
993 bool zfunc_is_ordered
=
994 vkds
->depthCompareOp
== VK_COMPARE_OP_NEVER
||
995 vkds
->depthCompareOp
== VK_COMPARE_OP_LESS
||
996 vkds
->depthCompareOp
== VK_COMPARE_OP_LESS_OR_EQUAL
||
997 vkds
->depthCompareOp
== VK_COMPARE_OP_GREATER
||
998 vkds
->depthCompareOp
== VK_COMPARE_OP_GREATER_OR_EQUAL
;
1000 bool nozwrite_and_order_invariant_stencil
=
1001 !radv_is_ds_write_enabled(vkds
) ||
1002 (!radv_is_depth_write_enabled(vkds
) &&
1003 radv_order_invariant_stencil_state(&vkds
->front
) &&
1004 radv_order_invariant_stencil_state(&vkds
->back
));
1006 order_invariance
[1].zs
=
1007 nozwrite_and_order_invariant_stencil
||
1008 (!radv_is_stencil_write_enabled(vkds
) &&
1010 order_invariance
[0].zs
=
1011 !radv_is_depth_write_enabled(vkds
) || zfunc_is_ordered
;
1013 order_invariance
[1].pass_set
=
1014 nozwrite_and_order_invariant_stencil
||
1015 (!radv_is_stencil_write_enabled(vkds
) &&
1016 (vkds
->depthCompareOp
== VK_COMPARE_OP_ALWAYS
||
1017 vkds
->depthCompareOp
== VK_COMPARE_OP_NEVER
));
1018 order_invariance
[0].pass_set
=
1019 !radv_is_depth_write_enabled(vkds
) ||
1020 (vkds
->depthCompareOp
== VK_COMPARE_OP_ALWAYS
||
1021 vkds
->depthCompareOp
== VK_COMPARE_OP_NEVER
);
1023 dsa_order_invariant
= order_invariance
[has_stencil
];
1024 if (!dsa_order_invariant
.zs
)
1027 /* The set of PS invocations is always order invariant,
1028 * except when early Z/S tests are requested.
1031 ps
->info
.info
.ps
.writes_memory
&&
1032 ps
->info
.fs
.early_fragment_test
&&
1033 !dsa_order_invariant
.pass_set
)
1036 /* Determine if out-of-order rasterization should be disabled
1037 * when occlusion queries are used.
1039 pipeline
->graphics
.disable_out_of_order_rast_for_occlusion
=
1040 !dsa_order_invariant
.pass_set
;
1043 /* No color buffers are enabled for writing. */
1047 unsigned blendmask
= colormask
& blend
->blend_enable_4bit
;
1050 /* Only commutative blending. */
1051 if (blendmask
& ~blend
->commutative_4bit
)
1054 if (!dsa_order_invariant
.pass_set
)
1058 if (colormask
& ~blendmask
)
1065 radv_pipeline_init_multisample_state(struct radv_pipeline
*pipeline
,
1066 struct radv_blend_state
*blend
,
1067 const VkGraphicsPipelineCreateInfo
*pCreateInfo
)
1069 const VkPipelineMultisampleStateCreateInfo
*vkms
= pCreateInfo
->pMultisampleState
;
1070 struct radv_multisample_state
*ms
= &pipeline
->graphics
.ms
;
1071 unsigned num_tile_pipes
= pipeline
->device
->physical_device
->rad_info
.num_tile_pipes
;
1072 bool out_of_order_rast
= false;
1073 int ps_iter_samples
= 1;
1074 uint32_t mask
= 0xffff;
1077 ms
->num_samples
= vkms
->rasterizationSamples
;
1079 ms
->num_samples
= 1;
1082 ps_iter_samples
= radv_pipeline_get_ps_iter_samples(vkms
);
1083 if (vkms
&& !vkms
->sampleShadingEnable
&& pipeline
->shaders
[MESA_SHADER_FRAGMENT
]->info
.info
.ps
.force_persample
) {
1084 ps_iter_samples
= ms
->num_samples
;
1087 const struct VkPipelineRasterizationStateRasterizationOrderAMD
*raster_order
=
1088 vk_find_struct_const(pCreateInfo
->pRasterizationState
->pNext
, PIPELINE_RASTERIZATION_STATE_RASTERIZATION_ORDER_AMD
);
1089 if (raster_order
&& raster_order
->rasterizationOrder
== VK_RASTERIZATION_ORDER_RELAXED_AMD
) {
1090 /* Out-of-order rasterization is explicitly enabled by the
1093 out_of_order_rast
= true;
1095 /* Determine if the driver can enable out-of-order
1096 * rasterization internally.
1099 radv_pipeline_out_of_order_rast(pipeline
, blend
, pCreateInfo
);
1102 ms
->pa_sc_line_cntl
= S_028BDC_DX10_DIAMOND_TEST_ENA(1);
1103 ms
->pa_sc_aa_config
= 0;
1104 ms
->db_eqaa
= S_028804_HIGH_QUALITY_INTERSECTIONS(1) |
1105 S_028804_INCOHERENT_EQAA_READS(1) |
1106 S_028804_INTERPOLATE_COMP_Z(1) |
1107 S_028804_STATIC_ANCHOR_ASSOCIATIONS(1);
1108 ms
->pa_sc_mode_cntl_1
=
1109 S_028A4C_WALK_FENCE_ENABLE(1) | //TODO linear dst fixes
1110 S_028A4C_WALK_FENCE_SIZE(num_tile_pipes
== 2 ? 2 : 3) |
1111 S_028A4C_OUT_OF_ORDER_PRIMITIVE_ENABLE(out_of_order_rast
) |
1112 S_028A4C_OUT_OF_ORDER_WATER_MARK(0x7) |
1114 S_028A4C_WALK_ALIGN8_PRIM_FITS_ST(1) |
1115 S_028A4C_SUPERTILE_WALK_ORDER_ENABLE(1) |
1116 S_028A4C_TILE_WALK_ORDER_ENABLE(1) |
1117 S_028A4C_MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE(1) |
1118 S_028A4C_FORCE_EOV_CNTDWN_ENABLE(1) |
1119 S_028A4C_FORCE_EOV_REZ_ENABLE(1);
1120 ms
->pa_sc_mode_cntl_0
= S_028A48_ALTERNATE_RBS_PER_TILE(pipeline
->device
->physical_device
->rad_info
.chip_class
>= GFX9
) |
1121 S_028A48_VPORT_SCISSOR_ENABLE(1);
1123 if (ms
->num_samples
> 1) {
1124 unsigned log_samples
= util_logbase2(ms
->num_samples
);
1125 unsigned log_ps_iter_samples
= util_logbase2(ps_iter_samples
);
1126 ms
->pa_sc_mode_cntl_0
|= S_028A48_MSAA_ENABLE(1);
1127 ms
->pa_sc_line_cntl
|= S_028BDC_EXPAND_LINE_WIDTH(1); /* CM_R_028BDC_PA_SC_LINE_CNTL */
1128 ms
->db_eqaa
|= S_028804_MAX_ANCHOR_SAMPLES(log_samples
) |
1129 S_028804_PS_ITER_SAMPLES(log_ps_iter_samples
) |
1130 S_028804_MASK_EXPORT_NUM_SAMPLES(log_samples
) |
1131 S_028804_ALPHA_TO_MASK_NUM_SAMPLES(log_samples
);
1132 ms
->pa_sc_aa_config
|= S_028BE0_MSAA_NUM_SAMPLES(log_samples
) |
1133 S_028BE0_MAX_SAMPLE_DIST(radv_get_default_max_sample_dist(log_samples
)) |
1134 S_028BE0_MSAA_EXPOSED_SAMPLES(log_samples
); /* CM_R_028BE0_PA_SC_AA_CONFIG */
1135 ms
->pa_sc_mode_cntl_1
|= S_028A4C_PS_ITER_SAMPLE(ps_iter_samples
> 1);
1136 if (ps_iter_samples
> 1)
1137 pipeline
->graphics
.spi_baryc_cntl
|= S_0286E0_POS_FLOAT_LOCATION(2);
1140 if (vkms
&& vkms
->pSampleMask
) {
1141 mask
= vkms
->pSampleMask
[0] & 0xffff;
1144 ms
->pa_sc_aa_mask
[0] = mask
| (mask
<< 16);
1145 ms
->pa_sc_aa_mask
[1] = mask
| (mask
<< 16);
1149 radv_prim_can_use_guardband(enum VkPrimitiveTopology topology
)
1152 case VK_PRIMITIVE_TOPOLOGY_POINT_LIST
:
1153 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST
:
1154 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP
:
1155 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST_WITH_ADJACENCY
:
1156 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP_WITH_ADJACENCY
:
1158 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST
:
1159 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP
:
1160 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_FAN
:
1161 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST_WITH_ADJACENCY
:
1162 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP_WITH_ADJACENCY
:
1163 case VK_PRIMITIVE_TOPOLOGY_PATCH_LIST
:
1166 unreachable("unhandled primitive type");
1171 si_translate_prim(enum VkPrimitiveTopology topology
)
1174 case VK_PRIMITIVE_TOPOLOGY_POINT_LIST
:
1175 return V_008958_DI_PT_POINTLIST
;
1176 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST
:
1177 return V_008958_DI_PT_LINELIST
;
1178 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP
:
1179 return V_008958_DI_PT_LINESTRIP
;
1180 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST
:
1181 return V_008958_DI_PT_TRILIST
;
1182 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP
:
1183 return V_008958_DI_PT_TRISTRIP
;
1184 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_FAN
:
1185 return V_008958_DI_PT_TRIFAN
;
1186 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST_WITH_ADJACENCY
:
1187 return V_008958_DI_PT_LINELIST_ADJ
;
1188 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP_WITH_ADJACENCY
:
1189 return V_008958_DI_PT_LINESTRIP_ADJ
;
1190 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST_WITH_ADJACENCY
:
1191 return V_008958_DI_PT_TRILIST_ADJ
;
1192 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP_WITH_ADJACENCY
:
1193 return V_008958_DI_PT_TRISTRIP_ADJ
;
1194 case VK_PRIMITIVE_TOPOLOGY_PATCH_LIST
:
1195 return V_008958_DI_PT_PATCH
;
1203 si_conv_gl_prim_to_gs_out(unsigned gl_prim
)
1206 case 0: /* GL_POINTS */
1207 return V_028A6C_OUTPRIM_TYPE_POINTLIST
;
1208 case 1: /* GL_LINES */
1209 case 3: /* GL_LINE_STRIP */
1210 case 0xA: /* GL_LINE_STRIP_ADJACENCY_ARB */
1211 case 0x8E7A: /* GL_ISOLINES */
1212 return V_028A6C_OUTPRIM_TYPE_LINESTRIP
;
1214 case 4: /* GL_TRIANGLES */
1215 case 0xc: /* GL_TRIANGLES_ADJACENCY_ARB */
1216 case 5: /* GL_TRIANGLE_STRIP */
1217 case 7: /* GL_QUADS */
1218 return V_028A6C_OUTPRIM_TYPE_TRISTRIP
;
1226 si_conv_prim_to_gs_out(enum VkPrimitiveTopology topology
)
1229 case VK_PRIMITIVE_TOPOLOGY_POINT_LIST
:
1230 case VK_PRIMITIVE_TOPOLOGY_PATCH_LIST
:
1231 return V_028A6C_OUTPRIM_TYPE_POINTLIST
;
1232 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST
:
1233 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP
:
1234 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST_WITH_ADJACENCY
:
1235 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP_WITH_ADJACENCY
:
1236 return V_028A6C_OUTPRIM_TYPE_LINESTRIP
;
1237 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST
:
1238 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP
:
1239 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_FAN
:
1240 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST_WITH_ADJACENCY
:
1241 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP_WITH_ADJACENCY
:
1242 return V_028A6C_OUTPRIM_TYPE_TRISTRIP
;
1249 static unsigned radv_dynamic_state_mask(VkDynamicState state
)
1252 case VK_DYNAMIC_STATE_VIEWPORT
:
1253 return RADV_DYNAMIC_VIEWPORT
;
1254 case VK_DYNAMIC_STATE_SCISSOR
:
1255 return RADV_DYNAMIC_SCISSOR
;
1256 case VK_DYNAMIC_STATE_LINE_WIDTH
:
1257 return RADV_DYNAMIC_LINE_WIDTH
;
1258 case VK_DYNAMIC_STATE_DEPTH_BIAS
:
1259 return RADV_DYNAMIC_DEPTH_BIAS
;
1260 case VK_DYNAMIC_STATE_BLEND_CONSTANTS
:
1261 return RADV_DYNAMIC_BLEND_CONSTANTS
;
1262 case VK_DYNAMIC_STATE_DEPTH_BOUNDS
:
1263 return RADV_DYNAMIC_DEPTH_BOUNDS
;
1264 case VK_DYNAMIC_STATE_STENCIL_COMPARE_MASK
:
1265 return RADV_DYNAMIC_STENCIL_COMPARE_MASK
;
1266 case VK_DYNAMIC_STATE_STENCIL_WRITE_MASK
:
1267 return RADV_DYNAMIC_STENCIL_WRITE_MASK
;
1268 case VK_DYNAMIC_STATE_STENCIL_REFERENCE
:
1269 return RADV_DYNAMIC_STENCIL_REFERENCE
;
1270 case VK_DYNAMIC_STATE_DISCARD_RECTANGLE_EXT
:
1271 return RADV_DYNAMIC_DISCARD_RECTANGLE
;
1272 case VK_DYNAMIC_STATE_SAMPLE_LOCATIONS_EXT
:
1273 return RADV_DYNAMIC_SAMPLE_LOCATIONS
;
1275 unreachable("Unhandled dynamic state");
1279 static uint32_t radv_pipeline_needed_dynamic_state(const VkGraphicsPipelineCreateInfo
*pCreateInfo
)
1281 uint32_t states
= RADV_DYNAMIC_ALL
;
1283 /* If rasterization is disabled we do not care about any of the dynamic states,
1284 * since they are all rasterization related only. */
1285 if (pCreateInfo
->pRasterizationState
->rasterizerDiscardEnable
)
1288 if (!pCreateInfo
->pRasterizationState
->depthBiasEnable
)
1289 states
&= ~RADV_DYNAMIC_DEPTH_BIAS
;
1291 if (!pCreateInfo
->pDepthStencilState
||
1292 !pCreateInfo
->pDepthStencilState
->depthBoundsTestEnable
)
1293 states
&= ~RADV_DYNAMIC_DEPTH_BOUNDS
;
1295 if (!pCreateInfo
->pDepthStencilState
||
1296 !pCreateInfo
->pDepthStencilState
->stencilTestEnable
)
1297 states
&= ~(RADV_DYNAMIC_STENCIL_COMPARE_MASK
|
1298 RADV_DYNAMIC_STENCIL_WRITE_MASK
|
1299 RADV_DYNAMIC_STENCIL_REFERENCE
);
1301 if (!vk_find_struct_const(pCreateInfo
->pNext
, PIPELINE_DISCARD_RECTANGLE_STATE_CREATE_INFO_EXT
))
1302 states
&= ~RADV_DYNAMIC_DISCARD_RECTANGLE
;
1304 if (!pCreateInfo
->pMultisampleState
||
1305 !vk_find_struct_const(pCreateInfo
->pMultisampleState
->pNext
,
1306 PIPELINE_SAMPLE_LOCATIONS_STATE_CREATE_INFO_EXT
))
1307 states
&= ~RADV_DYNAMIC_SAMPLE_LOCATIONS
;
1309 /* TODO: blend constants & line width. */
1316 radv_pipeline_init_dynamic_state(struct radv_pipeline
*pipeline
,
1317 const VkGraphicsPipelineCreateInfo
*pCreateInfo
)
1319 uint32_t needed_states
= radv_pipeline_needed_dynamic_state(pCreateInfo
);
1320 uint32_t states
= needed_states
;
1321 RADV_FROM_HANDLE(radv_render_pass
, pass
, pCreateInfo
->renderPass
);
1322 struct radv_subpass
*subpass
= &pass
->subpasses
[pCreateInfo
->subpass
];
1324 pipeline
->dynamic_state
= default_dynamic_state
;
1325 pipeline
->graphics
.needed_dynamic_state
= needed_states
;
1327 if (pCreateInfo
->pDynamicState
) {
1328 /* Remove all of the states that are marked as dynamic */
1329 uint32_t count
= pCreateInfo
->pDynamicState
->dynamicStateCount
;
1330 for (uint32_t s
= 0; s
< count
; s
++)
1331 states
&= ~radv_dynamic_state_mask(pCreateInfo
->pDynamicState
->pDynamicStates
[s
]);
1334 struct radv_dynamic_state
*dynamic
= &pipeline
->dynamic_state
;
1336 if (needed_states
& RADV_DYNAMIC_VIEWPORT
) {
1337 assert(pCreateInfo
->pViewportState
);
1339 dynamic
->viewport
.count
= pCreateInfo
->pViewportState
->viewportCount
;
1340 if (states
& RADV_DYNAMIC_VIEWPORT
) {
1341 typed_memcpy(dynamic
->viewport
.viewports
,
1342 pCreateInfo
->pViewportState
->pViewports
,
1343 pCreateInfo
->pViewportState
->viewportCount
);
1347 if (needed_states
& RADV_DYNAMIC_SCISSOR
) {
1348 dynamic
->scissor
.count
= pCreateInfo
->pViewportState
->scissorCount
;
1349 if (states
& RADV_DYNAMIC_SCISSOR
) {
1350 typed_memcpy(dynamic
->scissor
.scissors
,
1351 pCreateInfo
->pViewportState
->pScissors
,
1352 pCreateInfo
->pViewportState
->scissorCount
);
1356 if (states
& RADV_DYNAMIC_LINE_WIDTH
) {
1357 assert(pCreateInfo
->pRasterizationState
);
1358 dynamic
->line_width
= pCreateInfo
->pRasterizationState
->lineWidth
;
1361 if (states
& RADV_DYNAMIC_DEPTH_BIAS
) {
1362 assert(pCreateInfo
->pRasterizationState
);
1363 dynamic
->depth_bias
.bias
=
1364 pCreateInfo
->pRasterizationState
->depthBiasConstantFactor
;
1365 dynamic
->depth_bias
.clamp
=
1366 pCreateInfo
->pRasterizationState
->depthBiasClamp
;
1367 dynamic
->depth_bias
.slope
=
1368 pCreateInfo
->pRasterizationState
->depthBiasSlopeFactor
;
1371 /* Section 9.2 of the Vulkan 1.0.15 spec says:
1373 * pColorBlendState is [...] NULL if the pipeline has rasterization
1374 * disabled or if the subpass of the render pass the pipeline is
1375 * created against does not use any color attachments.
1377 if (subpass
->has_color_att
&& states
& RADV_DYNAMIC_BLEND_CONSTANTS
) {
1378 assert(pCreateInfo
->pColorBlendState
);
1379 typed_memcpy(dynamic
->blend_constants
,
1380 pCreateInfo
->pColorBlendState
->blendConstants
, 4);
1383 /* If there is no depthstencil attachment, then don't read
1384 * pDepthStencilState. The Vulkan spec states that pDepthStencilState may
1385 * be NULL in this case. Even if pDepthStencilState is non-NULL, there is
1386 * no need to override the depthstencil defaults in
1387 * radv_pipeline::dynamic_state when there is no depthstencil attachment.
1389 * Section 9.2 of the Vulkan 1.0.15 spec says:
1391 * pDepthStencilState is [...] NULL if the pipeline has rasterization
1392 * disabled or if the subpass of the render pass the pipeline is created
1393 * against does not use a depth/stencil attachment.
1395 if (needed_states
&& subpass
->depth_stencil_attachment
) {
1396 assert(pCreateInfo
->pDepthStencilState
);
1398 if (states
& RADV_DYNAMIC_DEPTH_BOUNDS
) {
1399 dynamic
->depth_bounds
.min
=
1400 pCreateInfo
->pDepthStencilState
->minDepthBounds
;
1401 dynamic
->depth_bounds
.max
=
1402 pCreateInfo
->pDepthStencilState
->maxDepthBounds
;
1405 if (states
& RADV_DYNAMIC_STENCIL_COMPARE_MASK
) {
1406 dynamic
->stencil_compare_mask
.front
=
1407 pCreateInfo
->pDepthStencilState
->front
.compareMask
;
1408 dynamic
->stencil_compare_mask
.back
=
1409 pCreateInfo
->pDepthStencilState
->back
.compareMask
;
1412 if (states
& RADV_DYNAMIC_STENCIL_WRITE_MASK
) {
1413 dynamic
->stencil_write_mask
.front
=
1414 pCreateInfo
->pDepthStencilState
->front
.writeMask
;
1415 dynamic
->stencil_write_mask
.back
=
1416 pCreateInfo
->pDepthStencilState
->back
.writeMask
;
1419 if (states
& RADV_DYNAMIC_STENCIL_REFERENCE
) {
1420 dynamic
->stencil_reference
.front
=
1421 pCreateInfo
->pDepthStencilState
->front
.reference
;
1422 dynamic
->stencil_reference
.back
=
1423 pCreateInfo
->pDepthStencilState
->back
.reference
;
1427 const VkPipelineDiscardRectangleStateCreateInfoEXT
*discard_rectangle_info
=
1428 vk_find_struct_const(pCreateInfo
->pNext
, PIPELINE_DISCARD_RECTANGLE_STATE_CREATE_INFO_EXT
);
1429 if (needed_states
& RADV_DYNAMIC_DISCARD_RECTANGLE
) {
1430 dynamic
->discard_rectangle
.count
= discard_rectangle_info
->discardRectangleCount
;
1431 if (states
& RADV_DYNAMIC_DISCARD_RECTANGLE
) {
1432 typed_memcpy(dynamic
->discard_rectangle
.rectangles
,
1433 discard_rectangle_info
->pDiscardRectangles
,
1434 discard_rectangle_info
->discardRectangleCount
);
1438 if (needed_states
& RADV_DYNAMIC_SAMPLE_LOCATIONS
) {
1439 const VkPipelineSampleLocationsStateCreateInfoEXT
*sample_location_info
=
1440 vk_find_struct_const(pCreateInfo
->pMultisampleState
->pNext
,
1441 PIPELINE_SAMPLE_LOCATIONS_STATE_CREATE_INFO_EXT
);
1442 /* If sampleLocationsEnable is VK_FALSE, the default sample
1443 * locations are used and the values specified in
1444 * sampleLocationsInfo are ignored.
1446 if (sample_location_info
->sampleLocationsEnable
) {
1447 const VkSampleLocationsInfoEXT
*pSampleLocationsInfo
=
1448 &sample_location_info
->sampleLocationsInfo
;
1450 assert(pSampleLocationsInfo
->sampleLocationsCount
<= MAX_SAMPLE_LOCATIONS
);
1452 dynamic
->sample_location
.per_pixel
= pSampleLocationsInfo
->sampleLocationsPerPixel
;
1453 dynamic
->sample_location
.grid_size
= pSampleLocationsInfo
->sampleLocationGridSize
;
1454 dynamic
->sample_location
.count
= pSampleLocationsInfo
->sampleLocationsCount
;
1455 typed_memcpy(&dynamic
->sample_location
.locations
[0],
1456 pSampleLocationsInfo
->pSampleLocations
,
1457 pSampleLocationsInfo
->sampleLocationsCount
);
1461 pipeline
->dynamic_state
.mask
= states
;
1464 static struct radv_gs_state
1465 calculate_gs_info(const VkGraphicsPipelineCreateInfo
*pCreateInfo
,
1466 const struct radv_pipeline
*pipeline
)
1468 struct radv_gs_state gs
= {0};
1469 struct radv_shader_variant_info
*gs_info
= &pipeline
->shaders
[MESA_SHADER_GEOMETRY
]->info
;
1470 struct radv_es_output_info
*es_info
;
1471 if (pipeline
->device
->physical_device
->rad_info
.chip_class
>= GFX9
)
1472 es_info
= radv_pipeline_has_tess(pipeline
) ? &gs_info
->tes
.es_info
: &gs_info
->vs
.es_info
;
1474 es_info
= radv_pipeline_has_tess(pipeline
) ?
1475 &pipeline
->shaders
[MESA_SHADER_TESS_EVAL
]->info
.tes
.es_info
:
1476 &pipeline
->shaders
[MESA_SHADER_VERTEX
]->info
.vs
.es_info
;
1478 unsigned gs_num_invocations
= MAX2(gs_info
->gs
.invocations
, 1);
1479 bool uses_adjacency
;
1480 switch(pCreateInfo
->pInputAssemblyState
->topology
) {
1481 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST_WITH_ADJACENCY
:
1482 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP_WITH_ADJACENCY
:
1483 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST_WITH_ADJACENCY
:
1484 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP_WITH_ADJACENCY
:
1485 uses_adjacency
= true;
1488 uses_adjacency
= false;
1492 /* All these are in dwords: */
1493 /* We can't allow using the whole LDS, because GS waves compete with
1494 * other shader stages for LDS space. */
1495 const unsigned max_lds_size
= 8 * 1024;
1496 const unsigned esgs_itemsize
= es_info
->esgs_itemsize
/ 4;
1497 unsigned esgs_lds_size
;
1499 /* All these are per subgroup: */
1500 const unsigned max_out_prims
= 32 * 1024;
1501 const unsigned max_es_verts
= 255;
1502 const unsigned ideal_gs_prims
= 64;
1503 unsigned max_gs_prims
, gs_prims
;
1504 unsigned min_es_verts
, es_verts
, worst_case_es_verts
;
1506 if (uses_adjacency
|| gs_num_invocations
> 1)
1507 max_gs_prims
= 127 / gs_num_invocations
;
1511 /* MAX_PRIMS_PER_SUBGROUP = gs_prims * max_vert_out * gs_invocations.
1512 * Make sure we don't go over the maximum value.
1514 if (gs_info
->gs
.vertices_out
> 0) {
1515 max_gs_prims
= MIN2(max_gs_prims
,
1517 (gs_info
->gs
.vertices_out
* gs_num_invocations
));
1519 assert(max_gs_prims
> 0);
1521 /* If the primitive has adjacency, halve the number of vertices
1522 * that will be reused in multiple primitives.
1524 min_es_verts
= gs_info
->gs
.vertices_in
/ (uses_adjacency
? 2 : 1);
1526 gs_prims
= MIN2(ideal_gs_prims
, max_gs_prims
);
1527 worst_case_es_verts
= MIN2(min_es_verts
* gs_prims
, max_es_verts
);
1529 /* Compute ESGS LDS size based on the worst case number of ES vertices
1530 * needed to create the target number of GS prims per subgroup.
1532 esgs_lds_size
= esgs_itemsize
* worst_case_es_verts
;
1534 /* If total LDS usage is too big, refactor partitions based on ratio
1535 * of ESGS item sizes.
1537 if (esgs_lds_size
> max_lds_size
) {
1538 /* Our target GS Prims Per Subgroup was too large. Calculate
1539 * the maximum number of GS Prims Per Subgroup that will fit
1540 * into LDS, capped by the maximum that the hardware can support.
1542 gs_prims
= MIN2((max_lds_size
/ (esgs_itemsize
* min_es_verts
)),
1544 assert(gs_prims
> 0);
1545 worst_case_es_verts
= MIN2(min_es_verts
* gs_prims
,
1548 esgs_lds_size
= esgs_itemsize
* worst_case_es_verts
;
1549 assert(esgs_lds_size
<= max_lds_size
);
1552 /* Now calculate remaining ESGS information. */
1554 es_verts
= MIN2(esgs_lds_size
/ esgs_itemsize
, max_es_verts
);
1556 es_verts
= max_es_verts
;
1558 /* Vertices for adjacency primitives are not always reused, so restore
1559 * it for ES_VERTS_PER_SUBGRP.
1561 min_es_verts
= gs_info
->gs
.vertices_in
;
1563 /* For normal primitives, the VGT only checks if they are past the ES
1564 * verts per subgroup after allocating a full GS primitive and if they
1565 * are, kick off a new subgroup. But if those additional ES verts are
1566 * unique (e.g. not reused) we need to make sure there is enough LDS
1567 * space to account for those ES verts beyond ES_VERTS_PER_SUBGRP.
1569 es_verts
-= min_es_verts
- 1;
1571 uint32_t es_verts_per_subgroup
= es_verts
;
1572 uint32_t gs_prims_per_subgroup
= gs_prims
;
1573 uint32_t gs_inst_prims_in_subgroup
= gs_prims
* gs_num_invocations
;
1574 uint32_t max_prims_per_subgroup
= gs_inst_prims_in_subgroup
* gs_info
->gs
.vertices_out
;
1575 gs
.lds_size
= align(esgs_lds_size
, 128) / 128;
1576 gs
.vgt_gs_onchip_cntl
= S_028A44_ES_VERTS_PER_SUBGRP(es_verts_per_subgroup
) |
1577 S_028A44_GS_PRIMS_PER_SUBGRP(gs_prims_per_subgroup
) |
1578 S_028A44_GS_INST_PRIMS_IN_SUBGRP(gs_inst_prims_in_subgroup
);
1579 gs
.vgt_gs_max_prims_per_subgroup
= S_028A94_MAX_PRIMS_PER_SUBGROUP(max_prims_per_subgroup
);
1580 gs
.vgt_esgs_ring_itemsize
= esgs_itemsize
;
1581 assert(max_prims_per_subgroup
<= max_out_prims
);
1587 calculate_gs_ring_sizes(struct radv_pipeline
*pipeline
, const struct radv_gs_state
*gs
)
1589 struct radv_device
*device
= pipeline
->device
;
1590 unsigned num_se
= device
->physical_device
->rad_info
.max_se
;
1591 unsigned wave_size
= 64;
1592 unsigned max_gs_waves
= 32 * num_se
; /* max 32 per SE on GCN */
1593 /* On GFX6-GFX7, the value comes from VGT_GS_VERTEX_REUSE = 16.
1594 * On GFX8+, the value comes from VGT_VERTEX_REUSE_BLOCK_CNTL = 30 (+2).
1596 unsigned gs_vertex_reuse
=
1597 (device
->physical_device
->rad_info
.chip_class
>= GFX8
? 32 : 16) * num_se
;
1598 unsigned alignment
= 256 * num_se
;
1599 /* The maximum size is 63.999 MB per SE. */
1600 unsigned max_size
= ((unsigned)(63.999 * 1024 * 1024) & ~255) * num_se
;
1601 struct radv_shader_variant_info
*gs_info
= &pipeline
->shaders
[MESA_SHADER_GEOMETRY
]->info
;
1603 /* Calculate the minimum size. */
1604 unsigned min_esgs_ring_size
= align(gs
->vgt_esgs_ring_itemsize
* 4 * gs_vertex_reuse
*
1605 wave_size
, alignment
);
1606 /* These are recommended sizes, not minimum sizes. */
1607 unsigned esgs_ring_size
= max_gs_waves
* 2 * wave_size
*
1608 gs
->vgt_esgs_ring_itemsize
* 4 * gs_info
->gs
.vertices_in
;
1609 unsigned gsvs_ring_size
= max_gs_waves
* 2 * wave_size
*
1610 gs_info
->gs
.max_gsvs_emit_size
;
1612 min_esgs_ring_size
= align(min_esgs_ring_size
, alignment
);
1613 esgs_ring_size
= align(esgs_ring_size
, alignment
);
1614 gsvs_ring_size
= align(gsvs_ring_size
, alignment
);
1616 if (pipeline
->device
->physical_device
->rad_info
.chip_class
<= GFX8
)
1617 pipeline
->graphics
.esgs_ring_size
= CLAMP(esgs_ring_size
, min_esgs_ring_size
, max_size
);
1619 pipeline
->graphics
.gsvs_ring_size
= MIN2(gsvs_ring_size
, max_size
);
1622 static void si_multiwave_lds_size_workaround(struct radv_device
*device
,
1625 /* If tessellation is all offchip and on-chip GS isn't used, this
1626 * workaround is not needed.
1630 /* SPI barrier management bug:
1631 * Make sure we have at least 4k of LDS in use to avoid the bug.
1632 * It applies to workgroup sizes of more than one wavefront.
1634 if (device
->physical_device
->rad_info
.family
== CHIP_BONAIRE
||
1635 device
->physical_device
->rad_info
.family
== CHIP_KABINI
)
1636 *lds_size
= MAX2(*lds_size
, 8);
1639 struct radv_shader_variant
*
1640 radv_get_shader(struct radv_pipeline
*pipeline
,
1641 gl_shader_stage stage
)
1643 if (stage
== MESA_SHADER_VERTEX
) {
1644 if (pipeline
->shaders
[MESA_SHADER_VERTEX
])
1645 return pipeline
->shaders
[MESA_SHADER_VERTEX
];
1646 if (pipeline
->shaders
[MESA_SHADER_TESS_CTRL
])
1647 return pipeline
->shaders
[MESA_SHADER_TESS_CTRL
];
1648 if (pipeline
->shaders
[MESA_SHADER_GEOMETRY
])
1649 return pipeline
->shaders
[MESA_SHADER_GEOMETRY
];
1650 } else if (stage
== MESA_SHADER_TESS_EVAL
) {
1651 if (!radv_pipeline_has_tess(pipeline
))
1653 if (pipeline
->shaders
[MESA_SHADER_TESS_EVAL
])
1654 return pipeline
->shaders
[MESA_SHADER_TESS_EVAL
];
1655 if (pipeline
->shaders
[MESA_SHADER_GEOMETRY
])
1656 return pipeline
->shaders
[MESA_SHADER_GEOMETRY
];
1658 return pipeline
->shaders
[stage
];
1661 static struct radv_tessellation_state
1662 calculate_tess_state(struct radv_pipeline
*pipeline
,
1663 const VkGraphicsPipelineCreateInfo
*pCreateInfo
)
1665 unsigned num_tcs_input_cp
;
1666 unsigned num_tcs_output_cp
;
1668 unsigned num_patches
;
1669 struct radv_tessellation_state tess
= {0};
1671 num_tcs_input_cp
= pCreateInfo
->pTessellationState
->patchControlPoints
;
1672 num_tcs_output_cp
= pipeline
->shaders
[MESA_SHADER_TESS_CTRL
]->info
.tcs
.tcs_vertices_out
; //TCS VERTICES OUT
1673 num_patches
= pipeline
->shaders
[MESA_SHADER_TESS_CTRL
]->info
.tcs
.num_patches
;
1675 lds_size
= pipeline
->shaders
[MESA_SHADER_TESS_CTRL
]->info
.tcs
.lds_size
;
1677 if (pipeline
->device
->physical_device
->rad_info
.chip_class
>= GFX7
) {
1678 assert(lds_size
<= 65536);
1679 lds_size
= align(lds_size
, 512) / 512;
1681 assert(lds_size
<= 32768);
1682 lds_size
= align(lds_size
, 256) / 256;
1684 si_multiwave_lds_size_workaround(pipeline
->device
, &lds_size
);
1686 tess
.lds_size
= lds_size
;
1688 tess
.ls_hs_config
= S_028B58_NUM_PATCHES(num_patches
) |
1689 S_028B58_HS_NUM_INPUT_CP(num_tcs_input_cp
) |
1690 S_028B58_HS_NUM_OUTPUT_CP(num_tcs_output_cp
);
1691 tess
.num_patches
= num_patches
;
1693 struct radv_shader_variant
*tes
= radv_get_shader(pipeline
, MESA_SHADER_TESS_EVAL
);
1694 unsigned type
= 0, partitioning
= 0, topology
= 0, distribution_mode
= 0;
1696 switch (tes
->info
.tes
.primitive_mode
) {
1698 type
= V_028B6C_TESS_TRIANGLE
;
1701 type
= V_028B6C_TESS_QUAD
;
1704 type
= V_028B6C_TESS_ISOLINE
;
1708 switch (tes
->info
.tes
.spacing
) {
1709 case TESS_SPACING_EQUAL
:
1710 partitioning
= V_028B6C_PART_INTEGER
;
1712 case TESS_SPACING_FRACTIONAL_ODD
:
1713 partitioning
= V_028B6C_PART_FRAC_ODD
;
1715 case TESS_SPACING_FRACTIONAL_EVEN
:
1716 partitioning
= V_028B6C_PART_FRAC_EVEN
;
1722 bool ccw
= tes
->info
.tes
.ccw
;
1723 const VkPipelineTessellationDomainOriginStateCreateInfo
*domain_origin_state
=
1724 vk_find_struct_const(pCreateInfo
->pTessellationState
,
1725 PIPELINE_TESSELLATION_DOMAIN_ORIGIN_STATE_CREATE_INFO
);
1727 if (domain_origin_state
&& domain_origin_state
->domainOrigin
!= VK_TESSELLATION_DOMAIN_ORIGIN_UPPER_LEFT
)
1730 if (tes
->info
.tes
.point_mode
)
1731 topology
= V_028B6C_OUTPUT_POINT
;
1732 else if (tes
->info
.tes
.primitive_mode
== GL_ISOLINES
)
1733 topology
= V_028B6C_OUTPUT_LINE
;
1735 topology
= V_028B6C_OUTPUT_TRIANGLE_CCW
;
1737 topology
= V_028B6C_OUTPUT_TRIANGLE_CW
;
1739 if (pipeline
->device
->has_distributed_tess
) {
1740 if (pipeline
->device
->physical_device
->rad_info
.family
== CHIP_FIJI
||
1741 pipeline
->device
->physical_device
->rad_info
.family
>= CHIP_POLARIS10
)
1742 distribution_mode
= V_028B6C_DISTRIBUTION_MODE_TRAPEZOIDS
;
1744 distribution_mode
= V_028B6C_DISTRIBUTION_MODE_DONUTS
;
1746 distribution_mode
= V_028B6C_DISTRIBUTION_MODE_NO_DIST
;
1748 tess
.tf_param
= S_028B6C_TYPE(type
) |
1749 S_028B6C_PARTITIONING(partitioning
) |
1750 S_028B6C_TOPOLOGY(topology
) |
1751 S_028B6C_DISTRIBUTION_MODE(distribution_mode
);
1756 static const struct radv_prim_vertex_count prim_size_table
[] = {
1757 [V_008958_DI_PT_NONE
] = {0, 0},
1758 [V_008958_DI_PT_POINTLIST
] = {1, 1},
1759 [V_008958_DI_PT_LINELIST
] = {2, 2},
1760 [V_008958_DI_PT_LINESTRIP
] = {2, 1},
1761 [V_008958_DI_PT_TRILIST
] = {3, 3},
1762 [V_008958_DI_PT_TRIFAN
] = {3, 1},
1763 [V_008958_DI_PT_TRISTRIP
] = {3, 1},
1764 [V_008958_DI_PT_LINELIST_ADJ
] = {4, 4},
1765 [V_008958_DI_PT_LINESTRIP_ADJ
] = {4, 1},
1766 [V_008958_DI_PT_TRILIST_ADJ
] = {6, 6},
1767 [V_008958_DI_PT_TRISTRIP_ADJ
] = {6, 2},
1768 [V_008958_DI_PT_RECTLIST
] = {3, 3},
1769 [V_008958_DI_PT_LINELOOP
] = {2, 1},
1770 [V_008958_DI_PT_POLYGON
] = {3, 1},
1771 [V_008958_DI_PT_2D_TRI_STRIP
] = {0, 0},
1774 static const struct radv_vs_output_info
*get_vs_output_info(const struct radv_pipeline
*pipeline
)
1776 if (radv_pipeline_has_gs(pipeline
))
1777 return &pipeline
->gs_copy_shader
->info
.vs
.outinfo
;
1778 else if (radv_pipeline_has_tess(pipeline
))
1779 return &pipeline
->shaders
[MESA_SHADER_TESS_EVAL
]->info
.tes
.outinfo
;
1781 return &pipeline
->shaders
[MESA_SHADER_VERTEX
]->info
.vs
.outinfo
;
1785 radv_link_shaders(struct radv_pipeline
*pipeline
, nir_shader
**shaders
)
1787 nir_shader
* ordered_shaders
[MESA_SHADER_STAGES
];
1788 int shader_count
= 0;
1790 if(shaders
[MESA_SHADER_FRAGMENT
]) {
1791 ordered_shaders
[shader_count
++] = shaders
[MESA_SHADER_FRAGMENT
];
1793 if(shaders
[MESA_SHADER_GEOMETRY
]) {
1794 ordered_shaders
[shader_count
++] = shaders
[MESA_SHADER_GEOMETRY
];
1796 if(shaders
[MESA_SHADER_TESS_EVAL
]) {
1797 ordered_shaders
[shader_count
++] = shaders
[MESA_SHADER_TESS_EVAL
];
1799 if(shaders
[MESA_SHADER_TESS_CTRL
]) {
1800 ordered_shaders
[shader_count
++] = shaders
[MESA_SHADER_TESS_CTRL
];
1802 if(shaders
[MESA_SHADER_VERTEX
]) {
1803 ordered_shaders
[shader_count
++] = shaders
[MESA_SHADER_VERTEX
];
1806 if (shader_count
> 1) {
1807 unsigned first
= ordered_shaders
[shader_count
- 1]->info
.stage
;
1808 unsigned last
= ordered_shaders
[0]->info
.stage
;
1810 if (ordered_shaders
[0]->info
.stage
== MESA_SHADER_FRAGMENT
&&
1811 ordered_shaders
[1]->info
.has_transform_feedback_varyings
)
1812 nir_link_xfb_varyings(ordered_shaders
[1], ordered_shaders
[0]);
1814 for (int i
= 0; i
< shader_count
; ++i
) {
1815 nir_variable_mode mask
= 0;
1817 if (ordered_shaders
[i
]->info
.stage
!= first
)
1818 mask
= mask
| nir_var_shader_in
;
1820 if (ordered_shaders
[i
]->info
.stage
!= last
)
1821 mask
= mask
| nir_var_shader_out
;
1823 nir_lower_io_to_scalar_early(ordered_shaders
[i
], mask
);
1824 radv_optimize_nir(ordered_shaders
[i
], false, false);
1828 for (int i
= 1; i
< shader_count
; ++i
) {
1829 nir_lower_io_arrays_to_elements(ordered_shaders
[i
],
1830 ordered_shaders
[i
- 1]);
1832 if (nir_link_opt_varyings(ordered_shaders
[i
],
1833 ordered_shaders
[i
- 1]))
1834 radv_optimize_nir(ordered_shaders
[i
- 1], false, false);
1836 nir_remove_dead_variables(ordered_shaders
[i
],
1837 nir_var_shader_out
);
1838 nir_remove_dead_variables(ordered_shaders
[i
- 1],
1841 bool progress
= nir_remove_unused_varyings(ordered_shaders
[i
],
1842 ordered_shaders
[i
- 1]);
1844 nir_compact_varyings(ordered_shaders
[i
],
1845 ordered_shaders
[i
- 1], true);
1848 if (nir_lower_global_vars_to_local(ordered_shaders
[i
])) {
1849 ac_lower_indirect_derefs(ordered_shaders
[i
],
1850 pipeline
->device
->physical_device
->rad_info
.chip_class
);
1852 radv_optimize_nir(ordered_shaders
[i
], false, false);
1854 if (nir_lower_global_vars_to_local(ordered_shaders
[i
- 1])) {
1855 ac_lower_indirect_derefs(ordered_shaders
[i
- 1],
1856 pipeline
->device
->physical_device
->rad_info
.chip_class
);
1858 radv_optimize_nir(ordered_shaders
[i
- 1], false, false);
1864 radv_get_attrib_stride(const VkPipelineVertexInputStateCreateInfo
*input_state
,
1865 uint32_t attrib_binding
)
1867 for (uint32_t i
= 0; i
< input_state
->vertexBindingDescriptionCount
; i
++) {
1868 const VkVertexInputBindingDescription
*input_binding
=
1869 &input_state
->pVertexBindingDescriptions
[i
];
1871 if (input_binding
->binding
== attrib_binding
)
1872 return input_binding
->stride
;
1878 static struct radv_pipeline_key
1879 radv_generate_graphics_pipeline_key(struct radv_pipeline
*pipeline
,
1880 const VkGraphicsPipelineCreateInfo
*pCreateInfo
,
1881 const struct radv_blend_state
*blend
,
1882 bool has_view_index
)
1884 const VkPipelineVertexInputStateCreateInfo
*input_state
=
1885 pCreateInfo
->pVertexInputState
;
1886 const VkPipelineVertexInputDivisorStateCreateInfoEXT
*divisor_state
=
1887 vk_find_struct_const(input_state
->pNext
, PIPELINE_VERTEX_INPUT_DIVISOR_STATE_CREATE_INFO_EXT
);
1889 struct radv_pipeline_key key
;
1890 memset(&key
, 0, sizeof(key
));
1892 if (pCreateInfo
->flags
& VK_PIPELINE_CREATE_DISABLE_OPTIMIZATION_BIT
)
1893 key
.optimisations_disabled
= 1;
1895 key
.has_multiview_view_index
= has_view_index
;
1897 uint32_t binding_input_rate
= 0;
1898 uint32_t instance_rate_divisors
[MAX_VERTEX_ATTRIBS
];
1899 for (unsigned i
= 0; i
< input_state
->vertexBindingDescriptionCount
; ++i
) {
1900 if (input_state
->pVertexBindingDescriptions
[i
].inputRate
) {
1901 unsigned binding
= input_state
->pVertexBindingDescriptions
[i
].binding
;
1902 binding_input_rate
|= 1u << binding
;
1903 instance_rate_divisors
[binding
] = 1;
1906 if (divisor_state
) {
1907 for (unsigned i
= 0; i
< divisor_state
->vertexBindingDivisorCount
; ++i
) {
1908 instance_rate_divisors
[divisor_state
->pVertexBindingDivisors
[i
].binding
] =
1909 divisor_state
->pVertexBindingDivisors
[i
].divisor
;
1913 for (unsigned i
= 0; i
< input_state
->vertexAttributeDescriptionCount
; ++i
) {
1914 const VkVertexInputAttributeDescription
*desc
=
1915 &input_state
->pVertexAttributeDescriptions
[i
];
1916 const struct vk_format_description
*format_desc
;
1917 unsigned location
= desc
->location
;
1918 unsigned binding
= desc
->binding
;
1919 unsigned num_format
, data_format
;
1922 if (binding_input_rate
& (1u << binding
)) {
1923 key
.instance_rate_inputs
|= 1u << location
;
1924 key
.instance_rate_divisors
[location
] = instance_rate_divisors
[binding
];
1927 format_desc
= vk_format_description(desc
->format
);
1928 first_non_void
= vk_format_get_first_non_void_channel(desc
->format
);
1930 num_format
= radv_translate_buffer_numformat(format_desc
, first_non_void
);
1931 data_format
= radv_translate_buffer_dataformat(format_desc
, first_non_void
);
1933 key
.vertex_attribute_formats
[location
] = data_format
| (num_format
<< 4);
1934 key
.vertex_attribute_bindings
[location
] = desc
->binding
;
1935 key
.vertex_attribute_offsets
[location
] = desc
->offset
;
1936 key
.vertex_attribute_strides
[location
] = radv_get_attrib_stride(input_state
, desc
->binding
);
1938 if (pipeline
->device
->physical_device
->rad_info
.chip_class
<= GFX8
&&
1939 pipeline
->device
->physical_device
->rad_info
.family
!= CHIP_STONEY
) {
1940 VkFormat format
= input_state
->pVertexAttributeDescriptions
[i
].format
;
1943 case VK_FORMAT_A2R10G10B10_SNORM_PACK32
:
1944 case VK_FORMAT_A2B10G10R10_SNORM_PACK32
:
1945 adjust
= RADV_ALPHA_ADJUST_SNORM
;
1947 case VK_FORMAT_A2R10G10B10_SSCALED_PACK32
:
1948 case VK_FORMAT_A2B10G10R10_SSCALED_PACK32
:
1949 adjust
= RADV_ALPHA_ADJUST_SSCALED
;
1951 case VK_FORMAT_A2R10G10B10_SINT_PACK32
:
1952 case VK_FORMAT_A2B10G10R10_SINT_PACK32
:
1953 adjust
= RADV_ALPHA_ADJUST_SINT
;
1959 key
.vertex_alpha_adjust
|= adjust
<< (2 * location
);
1962 switch (desc
->format
) {
1963 case VK_FORMAT_B8G8R8A8_UNORM
:
1964 case VK_FORMAT_B8G8R8A8_SNORM
:
1965 case VK_FORMAT_B8G8R8A8_USCALED
:
1966 case VK_FORMAT_B8G8R8A8_SSCALED
:
1967 case VK_FORMAT_B8G8R8A8_UINT
:
1968 case VK_FORMAT_B8G8R8A8_SINT
:
1969 case VK_FORMAT_B8G8R8A8_SRGB
:
1970 case VK_FORMAT_A2R10G10B10_UNORM_PACK32
:
1971 case VK_FORMAT_A2R10G10B10_SNORM_PACK32
:
1972 case VK_FORMAT_A2R10G10B10_USCALED_PACK32
:
1973 case VK_FORMAT_A2R10G10B10_SSCALED_PACK32
:
1974 case VK_FORMAT_A2R10G10B10_UINT_PACK32
:
1975 case VK_FORMAT_A2R10G10B10_SINT_PACK32
:
1976 key
.vertex_post_shuffle
|= 1 << location
;
1983 if (pCreateInfo
->pTessellationState
)
1984 key
.tess_input_vertices
= pCreateInfo
->pTessellationState
->patchControlPoints
;
1987 if (pCreateInfo
->pMultisampleState
&&
1988 pCreateInfo
->pMultisampleState
->rasterizationSamples
> 1) {
1989 uint32_t num_samples
= pCreateInfo
->pMultisampleState
->rasterizationSamples
;
1990 uint32_t ps_iter_samples
= radv_pipeline_get_ps_iter_samples(pCreateInfo
->pMultisampleState
);
1991 key
.num_samples
= num_samples
;
1992 key
.log2_ps_iter_samples
= util_logbase2(ps_iter_samples
);
1995 key
.col_format
= blend
->spi_shader_col_format
;
1996 if (pipeline
->device
->physical_device
->rad_info
.chip_class
< GFX8
)
1997 radv_pipeline_compute_get_int_clamp(pCreateInfo
, &key
.is_int8
, &key
.is_int10
);
2003 radv_fill_shader_keys(struct radv_shader_variant_key
*keys
,
2004 const struct radv_pipeline_key
*key
,
2007 keys
[MESA_SHADER_VERTEX
].vs
.instance_rate_inputs
= key
->instance_rate_inputs
;
2008 keys
[MESA_SHADER_VERTEX
].vs
.alpha_adjust
= key
->vertex_alpha_adjust
;
2009 keys
[MESA_SHADER_VERTEX
].vs
.post_shuffle
= key
->vertex_post_shuffle
;
2010 for (unsigned i
= 0; i
< MAX_VERTEX_ATTRIBS
; ++i
) {
2011 keys
[MESA_SHADER_VERTEX
].vs
.instance_rate_divisors
[i
] = key
->instance_rate_divisors
[i
];
2012 keys
[MESA_SHADER_VERTEX
].vs
.vertex_attribute_formats
[i
] = key
->vertex_attribute_formats
[i
];
2013 keys
[MESA_SHADER_VERTEX
].vs
.vertex_attribute_bindings
[i
] = key
->vertex_attribute_bindings
[i
];
2014 keys
[MESA_SHADER_VERTEX
].vs
.vertex_attribute_offsets
[i
] = key
->vertex_attribute_offsets
[i
];
2015 keys
[MESA_SHADER_VERTEX
].vs
.vertex_attribute_strides
[i
] = key
->vertex_attribute_strides
[i
];
2018 if (nir
[MESA_SHADER_TESS_CTRL
]) {
2019 keys
[MESA_SHADER_VERTEX
].vs
.as_ls
= true;
2020 keys
[MESA_SHADER_TESS_CTRL
].tcs
.num_inputs
= 0;
2021 keys
[MESA_SHADER_TESS_CTRL
].tcs
.input_vertices
= key
->tess_input_vertices
;
2022 keys
[MESA_SHADER_TESS_CTRL
].tcs
.primitive_mode
= nir
[MESA_SHADER_TESS_EVAL
]->info
.tess
.primitive_mode
;
2024 keys
[MESA_SHADER_TESS_CTRL
].tcs
.tes_reads_tess_factors
= !!(nir
[MESA_SHADER_TESS_EVAL
]->info
.inputs_read
& (VARYING_BIT_TESS_LEVEL_INNER
| VARYING_BIT_TESS_LEVEL_OUTER
));
2027 if (nir
[MESA_SHADER_GEOMETRY
]) {
2028 if (nir
[MESA_SHADER_TESS_CTRL
])
2029 keys
[MESA_SHADER_TESS_EVAL
].tes
.as_es
= true;
2031 keys
[MESA_SHADER_VERTEX
].vs
.as_es
= true;
2034 for(int i
= 0; i
< MESA_SHADER_STAGES
; ++i
)
2035 keys
[i
].has_multiview_view_index
= key
->has_multiview_view_index
;
2037 keys
[MESA_SHADER_FRAGMENT
].fs
.col_format
= key
->col_format
;
2038 keys
[MESA_SHADER_FRAGMENT
].fs
.is_int8
= key
->is_int8
;
2039 keys
[MESA_SHADER_FRAGMENT
].fs
.is_int10
= key
->is_int10
;
2040 keys
[MESA_SHADER_FRAGMENT
].fs
.log2_ps_iter_samples
= key
->log2_ps_iter_samples
;
2041 keys
[MESA_SHADER_FRAGMENT
].fs
.num_samples
= key
->num_samples
;
2045 merge_tess_info(struct shader_info
*tes_info
,
2046 const struct shader_info
*tcs_info
)
2048 /* The Vulkan 1.0.38 spec, section 21.1 Tessellator says:
2050 * "PointMode. Controls generation of points rather than triangles
2051 * or lines. This functionality defaults to disabled, and is
2052 * enabled if either shader stage includes the execution mode.
2054 * and about Triangles, Quads, IsoLines, VertexOrderCw, VertexOrderCcw,
2055 * PointMode, SpacingEqual, SpacingFractionalEven, SpacingFractionalOdd,
2056 * and OutputVertices, it says:
2058 * "One mode must be set in at least one of the tessellation
2061 * So, the fields can be set in either the TCS or TES, but they must
2062 * agree if set in both. Our backend looks at TES, so bitwise-or in
2063 * the values from the TCS.
2065 assert(tcs_info
->tess
.tcs_vertices_out
== 0 ||
2066 tes_info
->tess
.tcs_vertices_out
== 0 ||
2067 tcs_info
->tess
.tcs_vertices_out
== tes_info
->tess
.tcs_vertices_out
);
2068 tes_info
->tess
.tcs_vertices_out
|= tcs_info
->tess
.tcs_vertices_out
;
2070 assert(tcs_info
->tess
.spacing
== TESS_SPACING_UNSPECIFIED
||
2071 tes_info
->tess
.spacing
== TESS_SPACING_UNSPECIFIED
||
2072 tcs_info
->tess
.spacing
== tes_info
->tess
.spacing
);
2073 tes_info
->tess
.spacing
|= tcs_info
->tess
.spacing
;
2075 assert(tcs_info
->tess
.primitive_mode
== 0 ||
2076 tes_info
->tess
.primitive_mode
== 0 ||
2077 tcs_info
->tess
.primitive_mode
== tes_info
->tess
.primitive_mode
);
2078 tes_info
->tess
.primitive_mode
|= tcs_info
->tess
.primitive_mode
;
2079 tes_info
->tess
.ccw
|= tcs_info
->tess
.ccw
;
2080 tes_info
->tess
.point_mode
|= tcs_info
->tess
.point_mode
;
2084 void radv_init_feedback(const VkPipelineCreationFeedbackCreateInfoEXT
*ext
)
2089 if (ext
->pPipelineCreationFeedback
) {
2090 ext
->pPipelineCreationFeedback
->flags
= 0;
2091 ext
->pPipelineCreationFeedback
->duration
= 0;
2094 for (unsigned i
= 0; i
< ext
->pipelineStageCreationFeedbackCount
; ++i
) {
2095 ext
->pPipelineStageCreationFeedbacks
[i
].flags
= 0;
2096 ext
->pPipelineStageCreationFeedbacks
[i
].duration
= 0;
2101 void radv_start_feedback(VkPipelineCreationFeedbackEXT
*feedback
)
2106 feedback
->duration
-= radv_get_current_time();
2107 feedback
->flags
= VK_PIPELINE_CREATION_FEEDBACK_VALID_BIT_EXT
;
2111 void radv_stop_feedback(VkPipelineCreationFeedbackEXT
*feedback
, bool cache_hit
)
2116 feedback
->duration
+= radv_get_current_time();
2117 feedback
->flags
= VK_PIPELINE_CREATION_FEEDBACK_VALID_BIT_EXT
|
2118 (cache_hit
? VK_PIPELINE_CREATION_FEEDBACK_APPLICATION_PIPELINE_CACHE_HIT_BIT_EXT
: 0);
2122 void radv_create_shaders(struct radv_pipeline
*pipeline
,
2123 struct radv_device
*device
,
2124 struct radv_pipeline_cache
*cache
,
2125 const struct radv_pipeline_key
*key
,
2126 const VkPipelineShaderStageCreateInfo
**pStages
,
2127 const VkPipelineCreateFlags flags
,
2128 VkPipelineCreationFeedbackEXT
*pipeline_feedback
,
2129 VkPipelineCreationFeedbackEXT
**stage_feedbacks
)
2131 struct radv_shader_module fs_m
= {0};
2132 struct radv_shader_module
*modules
[MESA_SHADER_STAGES
] = { 0, };
2133 nir_shader
*nir
[MESA_SHADER_STAGES
] = {0};
2134 struct radv_shader_binary
*binaries
[MESA_SHADER_STAGES
] = {NULL
};
2135 struct radv_shader_variant_key keys
[MESA_SHADER_STAGES
] = {{{{0}}}};
2136 unsigned char hash
[20], gs_copy_hash
[20];
2138 radv_start_feedback(pipeline_feedback
);
2140 for (unsigned i
= 0; i
< MESA_SHADER_STAGES
; ++i
) {
2142 modules
[i
] = radv_shader_module_from_handle(pStages
[i
]->module
);
2143 if (modules
[i
]->nir
)
2144 _mesa_sha1_compute(modules
[i
]->nir
->info
.name
,
2145 strlen(modules
[i
]->nir
->info
.name
),
2148 pipeline
->active_stages
|= mesa_to_vk_shader_stage(i
);
2152 radv_hash_shaders(hash
, pStages
, pipeline
->layout
, key
, get_hash_flags(device
));
2153 memcpy(gs_copy_hash
, hash
, 20);
2154 gs_copy_hash
[0] ^= 1;
2156 bool found_in_application_cache
= true;
2157 if (modules
[MESA_SHADER_GEOMETRY
]) {
2158 struct radv_shader_variant
*variants
[MESA_SHADER_STAGES
] = {0};
2159 radv_create_shader_variants_from_pipeline_cache(device
, cache
, gs_copy_hash
, variants
,
2160 &found_in_application_cache
);
2161 pipeline
->gs_copy_shader
= variants
[MESA_SHADER_GEOMETRY
];
2164 if (radv_create_shader_variants_from_pipeline_cache(device
, cache
, hash
, pipeline
->shaders
,
2165 &found_in_application_cache
) &&
2166 (!modules
[MESA_SHADER_GEOMETRY
] || pipeline
->gs_copy_shader
)) {
2167 radv_stop_feedback(pipeline_feedback
, found_in_application_cache
);
2171 if (!modules
[MESA_SHADER_FRAGMENT
] && !modules
[MESA_SHADER_COMPUTE
]) {
2173 nir_builder_init_simple_shader(&fs_b
, NULL
, MESA_SHADER_FRAGMENT
, NULL
);
2174 fs_b
.shader
->info
.name
= ralloc_strdup(fs_b
.shader
, "noop_fs");
2175 fs_m
.nir
= fs_b
.shader
;
2176 modules
[MESA_SHADER_FRAGMENT
] = &fs_m
;
2179 for (unsigned i
= 0; i
< MESA_SHADER_STAGES
; ++i
) {
2180 const VkPipelineShaderStageCreateInfo
*stage
= pStages
[i
];
2185 radv_start_feedback(stage_feedbacks
[i
]);
2187 nir
[i
] = radv_shader_compile_to_nir(device
, modules
[i
],
2188 stage
? stage
->pName
: "main", i
,
2189 stage
? stage
->pSpecializationInfo
: NULL
,
2190 flags
, pipeline
->layout
);
2192 /* We don't want to alter meta shaders IR directly so clone it
2195 if (nir
[i
]->info
.name
) {
2196 nir
[i
] = nir_shader_clone(NULL
, nir
[i
]);
2199 radv_stop_feedback(stage_feedbacks
[i
], false);
2202 if (nir
[MESA_SHADER_TESS_CTRL
]) {
2203 nir_lower_patch_vertices(nir
[MESA_SHADER_TESS_EVAL
], nir
[MESA_SHADER_TESS_CTRL
]->info
.tess
.tcs_vertices_out
, NULL
);
2204 merge_tess_info(&nir
[MESA_SHADER_TESS_EVAL
]->info
, &nir
[MESA_SHADER_TESS_CTRL
]->info
);
2207 if (!(flags
& VK_PIPELINE_CREATE_DISABLE_OPTIMIZATION_BIT
))
2208 radv_link_shaders(pipeline
, nir
);
2210 for (int i
= 0; i
< MESA_SHADER_STAGES
; ++i
) {
2212 NIR_PASS_V(nir
[i
], nir_lower_bool_to_int32
);
2213 NIR_PASS_V(nir
[i
], nir_lower_non_uniform_access
,
2214 nir_lower_non_uniform_ubo_access
|
2215 nir_lower_non_uniform_ssbo_access
|
2216 nir_lower_non_uniform_texture_access
|
2217 nir_lower_non_uniform_image_access
);
2220 if (radv_can_dump_shader(device
, modules
[i
], false))
2221 nir_print_shader(nir
[i
], stderr
);
2224 radv_fill_shader_keys(keys
, key
, nir
);
2226 if (nir
[MESA_SHADER_FRAGMENT
]) {
2227 if (!pipeline
->shaders
[MESA_SHADER_FRAGMENT
]) {
2228 radv_start_feedback(stage_feedbacks
[MESA_SHADER_FRAGMENT
]);
2230 pipeline
->shaders
[MESA_SHADER_FRAGMENT
] =
2231 radv_shader_variant_compile(device
, modules
[MESA_SHADER_FRAGMENT
], &nir
[MESA_SHADER_FRAGMENT
], 1,
2232 pipeline
->layout
, keys
+ MESA_SHADER_FRAGMENT
,
2233 &binaries
[MESA_SHADER_FRAGMENT
]);
2235 radv_stop_feedback(stage_feedbacks
[MESA_SHADER_FRAGMENT
], false);
2238 /* TODO: These are no longer used as keys we should refactor this */
2239 keys
[MESA_SHADER_VERTEX
].vs
.export_prim_id
=
2240 pipeline
->shaders
[MESA_SHADER_FRAGMENT
]->info
.info
.ps
.prim_id_input
;
2241 keys
[MESA_SHADER_VERTEX
].vs
.export_layer_id
=
2242 pipeline
->shaders
[MESA_SHADER_FRAGMENT
]->info
.info
.ps
.layer_input
;
2243 keys
[MESA_SHADER_VERTEX
].vs
.export_clip_dists
=
2244 !!pipeline
->shaders
[MESA_SHADER_FRAGMENT
]->info
.info
.ps
.num_input_clips_culls
;
2245 keys
[MESA_SHADER_TESS_EVAL
].tes
.export_prim_id
=
2246 pipeline
->shaders
[MESA_SHADER_FRAGMENT
]->info
.info
.ps
.prim_id_input
;
2247 keys
[MESA_SHADER_TESS_EVAL
].tes
.export_layer_id
=
2248 pipeline
->shaders
[MESA_SHADER_FRAGMENT
]->info
.info
.ps
.layer_input
;
2249 keys
[MESA_SHADER_TESS_EVAL
].tes
.export_clip_dists
=
2250 !!pipeline
->shaders
[MESA_SHADER_FRAGMENT
]->info
.info
.ps
.num_input_clips_culls
;
2253 if (device
->physical_device
->rad_info
.chip_class
>= GFX9
&& modules
[MESA_SHADER_TESS_CTRL
]) {
2254 if (!pipeline
->shaders
[MESA_SHADER_TESS_CTRL
]) {
2255 struct nir_shader
*combined_nir
[] = {nir
[MESA_SHADER_VERTEX
], nir
[MESA_SHADER_TESS_CTRL
]};
2256 struct radv_shader_variant_key key
= keys
[MESA_SHADER_TESS_CTRL
];
2257 key
.tcs
.vs_key
= keys
[MESA_SHADER_VERTEX
].vs
;
2259 radv_start_feedback(stage_feedbacks
[MESA_SHADER_TESS_CTRL
]);
2261 pipeline
->shaders
[MESA_SHADER_TESS_CTRL
] = radv_shader_variant_compile(device
, modules
[MESA_SHADER_TESS_CTRL
], combined_nir
, 2,
2263 &key
, &binaries
[MESA_SHADER_TESS_CTRL
]);
2265 radv_stop_feedback(stage_feedbacks
[MESA_SHADER_TESS_CTRL
], false);
2267 modules
[MESA_SHADER_VERTEX
] = NULL
;
2268 keys
[MESA_SHADER_TESS_EVAL
].tes
.num_patches
= pipeline
->shaders
[MESA_SHADER_TESS_CTRL
]->info
.tcs
.num_patches
;
2269 keys
[MESA_SHADER_TESS_EVAL
].tes
.tcs_num_outputs
= util_last_bit64(pipeline
->shaders
[MESA_SHADER_TESS_CTRL
]->info
.info
.tcs
.outputs_written
);
2272 if (device
->physical_device
->rad_info
.chip_class
>= GFX9
&& modules
[MESA_SHADER_GEOMETRY
]) {
2273 gl_shader_stage pre_stage
= modules
[MESA_SHADER_TESS_EVAL
] ? MESA_SHADER_TESS_EVAL
: MESA_SHADER_VERTEX
;
2274 if (!pipeline
->shaders
[MESA_SHADER_GEOMETRY
]) {
2275 struct nir_shader
*combined_nir
[] = {nir
[pre_stage
], nir
[MESA_SHADER_GEOMETRY
]};
2277 radv_start_feedback(stage_feedbacks
[MESA_SHADER_GEOMETRY
]);
2279 pipeline
->shaders
[MESA_SHADER_GEOMETRY
] = radv_shader_variant_compile(device
, modules
[MESA_SHADER_GEOMETRY
], combined_nir
, 2,
2281 &keys
[pre_stage
] , &binaries
[MESA_SHADER_GEOMETRY
]);
2283 radv_stop_feedback(stage_feedbacks
[MESA_SHADER_GEOMETRY
], false);
2285 modules
[pre_stage
] = NULL
;
2288 for (int i
= 0; i
< MESA_SHADER_STAGES
; ++i
) {
2289 if(modules
[i
] && !pipeline
->shaders
[i
]) {
2290 if (i
== MESA_SHADER_TESS_CTRL
) {
2291 keys
[MESA_SHADER_TESS_CTRL
].tcs
.num_inputs
= util_last_bit64(pipeline
->shaders
[MESA_SHADER_VERTEX
]->info
.info
.vs
.ls_outputs_written
);
2293 if (i
== MESA_SHADER_TESS_EVAL
) {
2294 keys
[MESA_SHADER_TESS_EVAL
].tes
.num_patches
= pipeline
->shaders
[MESA_SHADER_TESS_CTRL
]->info
.tcs
.num_patches
;
2295 keys
[MESA_SHADER_TESS_EVAL
].tes
.tcs_num_outputs
= util_last_bit64(pipeline
->shaders
[MESA_SHADER_TESS_CTRL
]->info
.info
.tcs
.outputs_written
);
2298 radv_start_feedback(stage_feedbacks
[i
]);
2300 pipeline
->shaders
[i
] = radv_shader_variant_compile(device
, modules
[i
], &nir
[i
], 1,
2302 keys
+ i
, &binaries
[i
]);
2304 radv_stop_feedback(stage_feedbacks
[i
], false);
2308 if(modules
[MESA_SHADER_GEOMETRY
]) {
2309 struct radv_shader_binary
*gs_copy_binary
= NULL
;
2310 if (!pipeline
->gs_copy_shader
) {
2311 pipeline
->gs_copy_shader
= radv_create_gs_copy_shader(
2312 device
, nir
[MESA_SHADER_GEOMETRY
], &gs_copy_binary
,
2313 keys
[MESA_SHADER_GEOMETRY
].has_multiview_view_index
);
2316 if (pipeline
->gs_copy_shader
) {
2317 struct radv_shader_binary
*binaries
[MESA_SHADER_STAGES
] = {NULL
};
2318 struct radv_shader_variant
*variants
[MESA_SHADER_STAGES
] = {0};
2320 binaries
[MESA_SHADER_GEOMETRY
] = gs_copy_binary
;
2321 variants
[MESA_SHADER_GEOMETRY
] = pipeline
->gs_copy_shader
;
2323 radv_pipeline_cache_insert_shaders(device
, cache
,
2328 free(gs_copy_binary
);
2331 radv_pipeline_cache_insert_shaders(device
, cache
, hash
, pipeline
->shaders
,
2334 for (int i
= 0; i
< MESA_SHADER_STAGES
; ++i
) {
2337 if (!pipeline
->device
->keep_shader_info
)
2338 ralloc_free(nir
[i
]);
2340 if (radv_can_dump_shader_stats(device
, modules
[i
]))
2341 radv_shader_dump_stats(device
,
2342 pipeline
->shaders
[i
],
2348 ralloc_free(fs_m
.nir
);
2350 radv_stop_feedback(pipeline_feedback
, false);
2354 radv_pipeline_stage_to_user_data_0(struct radv_pipeline
*pipeline
,
2355 gl_shader_stage stage
, enum chip_class chip_class
)
2357 bool has_gs
= radv_pipeline_has_gs(pipeline
);
2358 bool has_tess
= radv_pipeline_has_tess(pipeline
);
2360 case MESA_SHADER_FRAGMENT
:
2361 return R_00B030_SPI_SHADER_USER_DATA_PS_0
;
2362 case MESA_SHADER_VERTEX
:
2363 if (chip_class
>= GFX9
) {
2364 return has_tess
? R_00B430_SPI_SHADER_USER_DATA_LS_0
:
2365 has_gs
? R_00B330_SPI_SHADER_USER_DATA_ES_0
:
2366 R_00B130_SPI_SHADER_USER_DATA_VS_0
;
2369 return R_00B530_SPI_SHADER_USER_DATA_LS_0
;
2371 return has_gs
? R_00B330_SPI_SHADER_USER_DATA_ES_0
: R_00B130_SPI_SHADER_USER_DATA_VS_0
;
2372 case MESA_SHADER_GEOMETRY
:
2373 return chip_class
>= GFX9
? R_00B330_SPI_SHADER_USER_DATA_ES_0
:
2374 R_00B230_SPI_SHADER_USER_DATA_GS_0
;
2375 case MESA_SHADER_COMPUTE
:
2376 return R_00B900_COMPUTE_USER_DATA_0
;
2377 case MESA_SHADER_TESS_CTRL
:
2378 return chip_class
>= GFX9
? R_00B430_SPI_SHADER_USER_DATA_LS_0
:
2379 R_00B430_SPI_SHADER_USER_DATA_HS_0
;
2380 case MESA_SHADER_TESS_EVAL
:
2381 if (chip_class
>= GFX9
) {
2382 return has_gs
? R_00B330_SPI_SHADER_USER_DATA_ES_0
:
2383 R_00B130_SPI_SHADER_USER_DATA_VS_0
;
2386 return R_00B330_SPI_SHADER_USER_DATA_ES_0
;
2388 return R_00B130_SPI_SHADER_USER_DATA_VS_0
;
2390 unreachable("unknown shader");
2394 struct radv_bin_size_entry
{
2400 radv_compute_bin_size(struct radv_pipeline
*pipeline
, const VkGraphicsPipelineCreateInfo
*pCreateInfo
)
2402 static const struct radv_bin_size_entry color_size_table
[][3][9] = {
2406 /* One shader engine */
2412 { UINT_MAX
, { 0, 0}},
2415 /* Two shader engines */
2421 { UINT_MAX
, { 0, 0}},
2424 /* Four shader engines */
2429 { UINT_MAX
, { 0, 0}},
2435 /* One shader engine */
2441 { UINT_MAX
, { 0, 0}},
2444 /* Two shader engines */
2450 { UINT_MAX
, { 0, 0}},
2453 /* Four shader engines */
2460 { UINT_MAX
, { 0, 0}},
2466 /* One shader engine */
2473 { UINT_MAX
, { 0, 0}},
2476 /* Two shader engines */
2484 { UINT_MAX
, { 0, 0}},
2487 /* Four shader engines */
2495 { UINT_MAX
, { 0, 0}},
2499 static const struct radv_bin_size_entry ds_size_table
[][3][9] = {
2503 // One shader engine
2510 { UINT_MAX
, { 0, 0}},
2513 // Two shader engines
2521 { UINT_MAX
, { 0, 0}},
2524 // Four shader engines
2532 { UINT_MAX
, { 0, 0}},
2538 // One shader engine
2546 { UINT_MAX
, { 0, 0}},
2549 // Two shader engines
2558 { UINT_MAX
, { 0, 0}},
2561 // Four shader engines
2570 { UINT_MAX
, { 0, 0}},
2576 // One shader engine
2584 { UINT_MAX
, { 0, 0}},
2587 // Two shader engines
2596 { UINT_MAX
, { 0, 0}},
2599 // Four shader engines
2607 { UINT_MAX
, { 0, 0}},
2612 RADV_FROM_HANDLE(radv_render_pass
, pass
, pCreateInfo
->renderPass
);
2613 struct radv_subpass
*subpass
= pass
->subpasses
+ pCreateInfo
->subpass
;
2614 VkExtent2D extent
= {512, 512};
2616 unsigned log_num_rb_per_se
=
2617 util_logbase2_ceil(pipeline
->device
->physical_device
->rad_info
.num_render_backends
/
2618 pipeline
->device
->physical_device
->rad_info
.max_se
);
2619 unsigned log_num_se
= util_logbase2_ceil(pipeline
->device
->physical_device
->rad_info
.max_se
);
2621 unsigned total_samples
= 1u << G_028BE0_MSAA_NUM_SAMPLES(pipeline
->graphics
.ms
.pa_sc_aa_config
);
2622 unsigned ps_iter_samples
= 1u << G_028804_PS_ITER_SAMPLES(pipeline
->graphics
.ms
.db_eqaa
);
2623 unsigned effective_samples
= total_samples
;
2624 unsigned color_bytes_per_pixel
= 0;
2626 const VkPipelineColorBlendStateCreateInfo
*vkblend
= pCreateInfo
->pColorBlendState
;
2628 for (unsigned i
= 0; i
< subpass
->color_count
; i
++) {
2629 if (!vkblend
->pAttachments
[i
].colorWriteMask
)
2632 if (subpass
->color_attachments
[i
].attachment
== VK_ATTACHMENT_UNUSED
)
2635 VkFormat format
= pass
->attachments
[subpass
->color_attachments
[i
].attachment
].format
;
2636 color_bytes_per_pixel
+= vk_format_get_blocksize(format
);
2639 /* MSAA images typically don't use all samples all the time. */
2640 if (effective_samples
>= 2 && ps_iter_samples
<= 1)
2641 effective_samples
= 2;
2642 color_bytes_per_pixel
*= effective_samples
;
2645 const struct radv_bin_size_entry
*color_entry
= color_size_table
[log_num_rb_per_se
][log_num_se
];
2646 while(color_entry
[1].bpp
<= color_bytes_per_pixel
)
2649 extent
= color_entry
->extent
;
2651 if (subpass
->depth_stencil_attachment
) {
2652 struct radv_render_pass_attachment
*attachment
= pass
->attachments
+ subpass
->depth_stencil_attachment
->attachment
;
2654 /* Coefficients taken from AMDVLK */
2655 unsigned depth_coeff
= vk_format_is_depth(attachment
->format
) ? 5 : 0;
2656 unsigned stencil_coeff
= vk_format_is_stencil(attachment
->format
) ? 1 : 0;
2657 unsigned ds_bytes_per_pixel
= 4 * (depth_coeff
+ stencil_coeff
) * total_samples
;
2659 const struct radv_bin_size_entry
*ds_entry
= ds_size_table
[log_num_rb_per_se
][log_num_se
];
2660 while(ds_entry
[1].bpp
<= ds_bytes_per_pixel
)
2663 extent
.width
= MIN2(extent
.width
, ds_entry
->extent
.width
);
2664 extent
.height
= MIN2(extent
.height
, ds_entry
->extent
.height
);
2671 radv_pipeline_generate_binning_state(struct radeon_cmdbuf
*ctx_cs
,
2672 struct radv_pipeline
*pipeline
,
2673 const VkGraphicsPipelineCreateInfo
*pCreateInfo
)
2675 if (pipeline
->device
->physical_device
->rad_info
.chip_class
< GFX9
)
2678 uint32_t pa_sc_binner_cntl_0
=
2679 S_028C44_BINNING_MODE(V_028C44_DISABLE_BINNING_USE_LEGACY_SC
) |
2680 S_028C44_DISABLE_START_OF_PRIM(1);
2681 uint32_t db_dfsm_control
= S_028060_PUNCHOUT_MODE(V_028060_FORCE_OFF
);
2683 VkExtent2D bin_size
= radv_compute_bin_size(pipeline
, pCreateInfo
);
2685 if (pipeline
->device
->pbb_allowed
&& bin_size
.width
&& bin_size
.height
) {
2686 unsigned context_states_per_bin
; /* allowed range: [1, 6] */
2687 unsigned persistent_states_per_bin
; /* allowed range: [1, 32] */
2688 unsigned fpovs_per_batch
; /* allowed range: [0, 255], 0 = unlimited */
2690 switch (pipeline
->device
->physical_device
->rad_info
.family
) {
2694 context_states_per_bin
= 1;
2695 persistent_states_per_bin
= 1;
2696 fpovs_per_batch
= 63;
2700 context_states_per_bin
= 6;
2701 persistent_states_per_bin
= 32;
2702 fpovs_per_batch
= 63;
2705 unreachable("unhandled family while determining binning state.");
2708 pa_sc_binner_cntl_0
=
2709 S_028C44_BINNING_MODE(V_028C44_BINNING_ALLOWED
) |
2710 S_028C44_BIN_SIZE_X(bin_size
.width
== 16) |
2711 S_028C44_BIN_SIZE_Y(bin_size
.height
== 16) |
2712 S_028C44_BIN_SIZE_X_EXTEND(util_logbase2(MAX2(bin_size
.width
, 32)) - 5) |
2713 S_028C44_BIN_SIZE_Y_EXTEND(util_logbase2(MAX2(bin_size
.height
, 32)) - 5) |
2714 S_028C44_CONTEXT_STATES_PER_BIN(context_states_per_bin
- 1) |
2715 S_028C44_PERSISTENT_STATES_PER_BIN(persistent_states_per_bin
- 1) |
2716 S_028C44_DISABLE_START_OF_PRIM(1) |
2717 S_028C44_FPOVS_PER_BATCH(fpovs_per_batch
) |
2718 S_028C44_OPTIMAL_BIN_SELECTION(1);
2721 radeon_set_context_reg(ctx_cs
, R_028C44_PA_SC_BINNER_CNTL_0
,
2722 pa_sc_binner_cntl_0
);
2724 if (pipeline
->device
->physical_device
->rad_info
.chip_class
>= GFX10
) {
2725 radeon_set_context_reg(ctx_cs
, R_028038_DB_DFSM_CONTROL
,
2728 radeon_set_context_reg(ctx_cs
, R_028060_DB_DFSM_CONTROL
,
2735 radv_pipeline_generate_depth_stencil_state(struct radeon_cmdbuf
*ctx_cs
,
2736 struct radv_pipeline
*pipeline
,
2737 const VkGraphicsPipelineCreateInfo
*pCreateInfo
,
2738 const struct radv_graphics_pipeline_create_info
*extra
)
2740 const VkPipelineDepthStencilStateCreateInfo
*vkds
= pCreateInfo
->pDepthStencilState
;
2741 RADV_FROM_HANDLE(radv_render_pass
, pass
, pCreateInfo
->renderPass
);
2742 struct radv_subpass
*subpass
= pass
->subpasses
+ pCreateInfo
->subpass
;
2743 struct radv_render_pass_attachment
*attachment
= NULL
;
2744 uint32_t db_depth_control
= 0, db_stencil_control
= 0;
2745 uint32_t db_render_control
= 0, db_render_override2
= 0;
2746 uint32_t db_render_override
= 0;
2748 if (subpass
->depth_stencil_attachment
)
2749 attachment
= pass
->attachments
+ subpass
->depth_stencil_attachment
->attachment
;
2751 bool has_depth_attachment
= attachment
&& vk_format_is_depth(attachment
->format
);
2752 bool has_stencil_attachment
= attachment
&& vk_format_is_stencil(attachment
->format
);
2754 if (vkds
&& has_depth_attachment
) {
2755 db_depth_control
= S_028800_Z_ENABLE(vkds
->depthTestEnable
? 1 : 0) |
2756 S_028800_Z_WRITE_ENABLE(vkds
->depthWriteEnable
? 1 : 0) |
2757 S_028800_ZFUNC(vkds
->depthCompareOp
) |
2758 S_028800_DEPTH_BOUNDS_ENABLE(vkds
->depthBoundsTestEnable
? 1 : 0);
2760 /* from amdvlk: For 4xAA and 8xAA need to decompress on flush for better performance */
2761 db_render_override2
|= S_028010_DECOMPRESS_Z_ON_FLUSH(attachment
->samples
> 2);
2764 if (has_stencil_attachment
&& vkds
&& vkds
->stencilTestEnable
) {
2765 db_depth_control
|= S_028800_STENCIL_ENABLE(1) | S_028800_BACKFACE_ENABLE(1);
2766 db_depth_control
|= S_028800_STENCILFUNC(vkds
->front
.compareOp
);
2767 db_stencil_control
|= S_02842C_STENCILFAIL(si_translate_stencil_op(vkds
->front
.failOp
));
2768 db_stencil_control
|= S_02842C_STENCILZPASS(si_translate_stencil_op(vkds
->front
.passOp
));
2769 db_stencil_control
|= S_02842C_STENCILZFAIL(si_translate_stencil_op(vkds
->front
.depthFailOp
));
2771 db_depth_control
|= S_028800_STENCILFUNC_BF(vkds
->back
.compareOp
);
2772 db_stencil_control
|= S_02842C_STENCILFAIL_BF(si_translate_stencil_op(vkds
->back
.failOp
));
2773 db_stencil_control
|= S_02842C_STENCILZPASS_BF(si_translate_stencil_op(vkds
->back
.passOp
));
2774 db_stencil_control
|= S_02842C_STENCILZFAIL_BF(si_translate_stencil_op(vkds
->back
.depthFailOp
));
2777 if (attachment
&& extra
) {
2778 db_render_control
|= S_028000_DEPTH_CLEAR_ENABLE(extra
->db_depth_clear
);
2779 db_render_control
|= S_028000_STENCIL_CLEAR_ENABLE(extra
->db_stencil_clear
);
2781 db_render_control
|= S_028000_RESUMMARIZE_ENABLE(extra
->db_resummarize
);
2782 db_render_control
|= S_028000_DEPTH_COMPRESS_DISABLE(extra
->db_flush_depth_inplace
);
2783 db_render_control
|= S_028000_STENCIL_COMPRESS_DISABLE(extra
->db_flush_stencil_inplace
);
2784 db_render_override2
|= S_028010_DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION(extra
->db_depth_disable_expclear
);
2785 db_render_override2
|= S_028010_DISABLE_SMEM_EXPCLEAR_OPTIMIZATION(extra
->db_stencil_disable_expclear
);
2788 db_render_override
|= S_02800C_FORCE_HIS_ENABLE0(V_02800C_FORCE_DISABLE
) |
2789 S_02800C_FORCE_HIS_ENABLE1(V_02800C_FORCE_DISABLE
);
2791 if (!pCreateInfo
->pRasterizationState
->depthClampEnable
) {
2792 /* From VK_EXT_depth_range_unrestricted spec:
2794 * "The behavior described in Primitive Clipping still applies.
2795 * If depth clamping is disabled the depth values are still
2796 * clipped to 0 ≤ zc ≤ wc before the viewport transform. If
2797 * depth clamping is enabled the above equation is ignored and
2798 * the depth values are instead clamped to the VkViewport
2799 * minDepth and maxDepth values, which in the case of this
2800 * extension can be outside of the 0.0 to 1.0 range."
2802 db_render_override
|= S_02800C_DISABLE_VIEWPORT_CLAMP(1);
2805 radeon_set_context_reg(ctx_cs
, R_028800_DB_DEPTH_CONTROL
, db_depth_control
);
2806 radeon_set_context_reg(ctx_cs
, R_02842C_DB_STENCIL_CONTROL
, db_stencil_control
);
2808 radeon_set_context_reg(ctx_cs
, R_028000_DB_RENDER_CONTROL
, db_render_control
);
2809 radeon_set_context_reg(ctx_cs
, R_02800C_DB_RENDER_OVERRIDE
, db_render_override
);
2810 radeon_set_context_reg(ctx_cs
, R_028010_DB_RENDER_OVERRIDE2
, db_render_override2
);
2814 radv_pipeline_generate_blend_state(struct radeon_cmdbuf
*ctx_cs
,
2815 struct radv_pipeline
*pipeline
,
2816 const struct radv_blend_state
*blend
)
2818 radeon_set_context_reg_seq(ctx_cs
, R_028780_CB_BLEND0_CONTROL
, 8);
2819 radeon_emit_array(ctx_cs
, blend
->cb_blend_control
,
2821 radeon_set_context_reg(ctx_cs
, R_028808_CB_COLOR_CONTROL
, blend
->cb_color_control
);
2822 radeon_set_context_reg(ctx_cs
, R_028B70_DB_ALPHA_TO_MASK
, blend
->db_alpha_to_mask
);
2824 if (pipeline
->device
->physical_device
->has_rbplus
) {
2826 radeon_set_context_reg_seq(ctx_cs
, R_028760_SX_MRT0_BLEND_OPT
, 8);
2827 radeon_emit_array(ctx_cs
, blend
->sx_mrt_blend_opt
, 8);
2830 radeon_set_context_reg(ctx_cs
, R_028714_SPI_SHADER_COL_FORMAT
, blend
->spi_shader_col_format
);
2832 radeon_set_context_reg(ctx_cs
, R_028238_CB_TARGET_MASK
, blend
->cb_target_mask
);
2833 radeon_set_context_reg(ctx_cs
, R_02823C_CB_SHADER_MASK
, blend
->cb_shader_mask
);
2835 pipeline
->graphics
.col_format
= blend
->spi_shader_col_format
;
2836 pipeline
->graphics
.cb_target_mask
= blend
->cb_target_mask
;
2839 static const VkConservativeRasterizationModeEXT
2840 radv_get_conservative_raster_mode(const VkPipelineRasterizationStateCreateInfo
*pCreateInfo
)
2842 const VkPipelineRasterizationConservativeStateCreateInfoEXT
*conservative_raster
=
2843 vk_find_struct_const(pCreateInfo
->pNext
, PIPELINE_RASTERIZATION_CONSERVATIVE_STATE_CREATE_INFO_EXT
);
2845 if (!conservative_raster
)
2846 return VK_CONSERVATIVE_RASTERIZATION_MODE_DISABLED_EXT
;
2847 return conservative_raster
->conservativeRasterizationMode
;
2851 radv_pipeline_generate_raster_state(struct radeon_cmdbuf
*ctx_cs
,
2852 struct radv_pipeline
*pipeline
,
2853 const VkGraphicsPipelineCreateInfo
*pCreateInfo
)
2855 const VkPipelineRasterizationStateCreateInfo
*vkraster
= pCreateInfo
->pRasterizationState
;
2856 const VkConservativeRasterizationModeEXT mode
=
2857 radv_get_conservative_raster_mode(vkraster
);
2858 uint32_t pa_sc_conservative_rast
= S_028C4C_NULL_SQUAD_AA_MASK_ENABLE(1);
2859 bool depth_clip_disable
= vkraster
->depthClampEnable
;
2861 const VkPipelineRasterizationDepthClipStateCreateInfoEXT
*depth_clip_state
=
2862 vk_find_struct_const(vkraster
->pNext
, PIPELINE_RASTERIZATION_DEPTH_CLIP_STATE_CREATE_INFO_EXT
);
2863 if (depth_clip_state
) {
2864 depth_clip_disable
= !depth_clip_state
->depthClipEnable
;
2867 radeon_set_context_reg(ctx_cs
, R_028810_PA_CL_CLIP_CNTL
,
2868 S_028810_DX_CLIP_SPACE_DEF(1) | // vulkan uses DX conventions.
2869 S_028810_ZCLIP_NEAR_DISABLE(depth_clip_disable
? 1 : 0) |
2870 S_028810_ZCLIP_FAR_DISABLE(depth_clip_disable
? 1 : 0) |
2871 S_028810_DX_RASTERIZATION_KILL(vkraster
->rasterizerDiscardEnable
? 1 : 0) |
2872 S_028810_DX_LINEAR_ATTR_CLIP_ENA(1));
2874 radeon_set_context_reg(ctx_cs
, R_0286D4_SPI_INTERP_CONTROL_0
,
2875 S_0286D4_FLAT_SHADE_ENA(1) |
2876 S_0286D4_PNT_SPRITE_ENA(1) |
2877 S_0286D4_PNT_SPRITE_OVRD_X(V_0286D4_SPI_PNT_SPRITE_SEL_S
) |
2878 S_0286D4_PNT_SPRITE_OVRD_Y(V_0286D4_SPI_PNT_SPRITE_SEL_T
) |
2879 S_0286D4_PNT_SPRITE_OVRD_Z(V_0286D4_SPI_PNT_SPRITE_SEL_0
) |
2880 S_0286D4_PNT_SPRITE_OVRD_W(V_0286D4_SPI_PNT_SPRITE_SEL_1
) |
2881 S_0286D4_PNT_SPRITE_TOP_1(0)); /* vulkan is top to bottom - 1.0 at bottom */
2883 radeon_set_context_reg(ctx_cs
, R_028BE4_PA_SU_VTX_CNTL
,
2884 S_028BE4_PIX_CENTER(1) | // TODO verify
2885 S_028BE4_ROUND_MODE(V_028BE4_X_ROUND_TO_EVEN
) |
2886 S_028BE4_QUANT_MODE(V_028BE4_X_16_8_FIXED_POINT_1_256TH
));
2888 radeon_set_context_reg(ctx_cs
, R_028814_PA_SU_SC_MODE_CNTL
,
2889 S_028814_FACE(vkraster
->frontFace
) |
2890 S_028814_CULL_FRONT(!!(vkraster
->cullMode
& VK_CULL_MODE_FRONT_BIT
)) |
2891 S_028814_CULL_BACK(!!(vkraster
->cullMode
& VK_CULL_MODE_BACK_BIT
)) |
2892 S_028814_POLY_MODE(vkraster
->polygonMode
!= VK_POLYGON_MODE_FILL
) |
2893 S_028814_POLYMODE_FRONT_PTYPE(si_translate_fill(vkraster
->polygonMode
)) |
2894 S_028814_POLYMODE_BACK_PTYPE(si_translate_fill(vkraster
->polygonMode
)) |
2895 S_028814_POLY_OFFSET_FRONT_ENABLE(vkraster
->depthBiasEnable
? 1 : 0) |
2896 S_028814_POLY_OFFSET_BACK_ENABLE(vkraster
->depthBiasEnable
? 1 : 0) |
2897 S_028814_POLY_OFFSET_PARA_ENABLE(vkraster
->depthBiasEnable
? 1 : 0));
2899 /* Conservative rasterization. */
2900 if (mode
!= VK_CONSERVATIVE_RASTERIZATION_MODE_DISABLED_EXT
) {
2901 struct radv_multisample_state
*ms
= &pipeline
->graphics
.ms
;
2903 ms
->pa_sc_aa_config
|= S_028BE0_AA_MASK_CENTROID_DTMN(1);
2904 ms
->db_eqaa
|= S_028804_ENABLE_POSTZ_OVERRASTERIZATION(1) |
2905 S_028804_OVERRASTERIZATION_AMOUNT(4);
2907 pa_sc_conservative_rast
= S_028C4C_PREZ_AA_MASK_ENABLE(1) |
2908 S_028C4C_POSTZ_AA_MASK_ENABLE(1) |
2909 S_028C4C_CENTROID_SAMPLE_OVERRIDE(1);
2911 if (mode
== VK_CONSERVATIVE_RASTERIZATION_MODE_OVERESTIMATE_EXT
) {
2912 pa_sc_conservative_rast
|=
2913 S_028C4C_OVER_RAST_ENABLE(1) |
2914 S_028C4C_OVER_RAST_SAMPLE_SELECT(0) |
2915 S_028C4C_UNDER_RAST_ENABLE(0) |
2916 S_028C4C_UNDER_RAST_SAMPLE_SELECT(1) |
2917 S_028C4C_PBB_UNCERTAINTY_REGION_ENABLE(1);
2919 assert(mode
== VK_CONSERVATIVE_RASTERIZATION_MODE_UNDERESTIMATE_EXT
);
2920 pa_sc_conservative_rast
|=
2921 S_028C4C_OVER_RAST_ENABLE(0) |
2922 S_028C4C_OVER_RAST_SAMPLE_SELECT(1) |
2923 S_028C4C_UNDER_RAST_ENABLE(1) |
2924 S_028C4C_UNDER_RAST_SAMPLE_SELECT(0) |
2925 S_028C4C_PBB_UNCERTAINTY_REGION_ENABLE(0);
2929 radeon_set_context_reg(ctx_cs
, R_028C4C_PA_SC_CONSERVATIVE_RASTERIZATION_CNTL
,
2930 pa_sc_conservative_rast
);
2935 radv_pipeline_generate_multisample_state(struct radeon_cmdbuf
*ctx_cs
,
2936 struct radv_pipeline
*pipeline
)
2938 struct radv_multisample_state
*ms
= &pipeline
->graphics
.ms
;
2940 radeon_set_context_reg_seq(ctx_cs
, R_028C38_PA_SC_AA_MASK_X0Y0_X1Y0
, 2);
2941 radeon_emit(ctx_cs
, ms
->pa_sc_aa_mask
[0]);
2942 radeon_emit(ctx_cs
, ms
->pa_sc_aa_mask
[1]);
2944 radeon_set_context_reg(ctx_cs
, R_028804_DB_EQAA
, ms
->db_eqaa
);
2945 radeon_set_context_reg(ctx_cs
, R_028A4C_PA_SC_MODE_CNTL_1
, ms
->pa_sc_mode_cntl_1
);
2947 /* The exclusion bits can be set to improve rasterization efficiency
2948 * if no sample lies on the pixel boundary (-8 sample offset). It's
2949 * currently always TRUE because the driver doesn't support 16 samples.
2951 bool exclusion
= pipeline
->device
->physical_device
->rad_info
.chip_class
>= GFX7
;
2952 radeon_set_context_reg(ctx_cs
, R_02882C_PA_SU_PRIM_FILTER_CNTL
,
2953 S_02882C_XMAX_RIGHT_EXCLUSION(exclusion
) |
2954 S_02882C_YMAX_BOTTOM_EXCLUSION(exclusion
));
2958 radv_pipeline_generate_vgt_gs_mode(struct radeon_cmdbuf
*ctx_cs
,
2959 struct radv_pipeline
*pipeline
)
2961 const struct radv_vs_output_info
*outinfo
= get_vs_output_info(pipeline
);
2963 uint32_t vgt_primitiveid_en
= false;
2964 uint32_t vgt_gs_mode
= 0;
2966 if (radv_pipeline_has_gs(pipeline
)) {
2967 const struct radv_shader_variant
*gs
=
2968 pipeline
->shaders
[MESA_SHADER_GEOMETRY
];
2970 vgt_gs_mode
= ac_vgt_gs_mode(gs
->info
.gs
.vertices_out
,
2971 pipeline
->device
->physical_device
->rad_info
.chip_class
);
2972 } else if (outinfo
->export_prim_id
) {
2973 vgt_gs_mode
= S_028A40_MODE(V_028A40_GS_SCENARIO_A
);
2974 vgt_primitiveid_en
= true;
2977 radeon_set_context_reg(ctx_cs
, R_028A84_VGT_PRIMITIVEID_EN
, vgt_primitiveid_en
);
2978 radeon_set_context_reg(ctx_cs
, R_028A40_VGT_GS_MODE
, vgt_gs_mode
);
2982 radv_pipeline_generate_hw_vs(struct radeon_cmdbuf
*ctx_cs
,
2983 struct radeon_cmdbuf
*cs
,
2984 struct radv_pipeline
*pipeline
,
2985 struct radv_shader_variant
*shader
)
2987 uint64_t va
= radv_buffer_get_va(shader
->bo
) + shader
->bo_offset
;
2989 radeon_set_sh_reg_seq(cs
, R_00B120_SPI_SHADER_PGM_LO_VS
, 4);
2990 radeon_emit(cs
, va
>> 8);
2991 radeon_emit(cs
, S_00B124_MEM_BASE(va
>> 40));
2992 radeon_emit(cs
, shader
->config
.rsrc1
);
2993 radeon_emit(cs
, shader
->config
.rsrc2
);
2995 const struct radv_vs_output_info
*outinfo
= get_vs_output_info(pipeline
);
2996 unsigned clip_dist_mask
, cull_dist_mask
, total_mask
;
2997 clip_dist_mask
= outinfo
->clip_dist_mask
;
2998 cull_dist_mask
= outinfo
->cull_dist_mask
;
2999 total_mask
= clip_dist_mask
| cull_dist_mask
;
3000 bool misc_vec_ena
= outinfo
->writes_pointsize
||
3001 outinfo
->writes_layer
||
3002 outinfo
->writes_viewport_index
;
3004 radeon_set_context_reg(ctx_cs
, R_0286C4_SPI_VS_OUT_CONFIG
,
3005 S_0286C4_VS_EXPORT_COUNT(MAX2(1, outinfo
->param_exports
) - 1));
3007 radeon_set_context_reg(ctx_cs
, R_02870C_SPI_SHADER_POS_FORMAT
,
3008 S_02870C_POS0_EXPORT_FORMAT(V_02870C_SPI_SHADER_4COMP
) |
3009 S_02870C_POS1_EXPORT_FORMAT(outinfo
->pos_exports
> 1 ?
3010 V_02870C_SPI_SHADER_4COMP
:
3011 V_02870C_SPI_SHADER_NONE
) |
3012 S_02870C_POS2_EXPORT_FORMAT(outinfo
->pos_exports
> 2 ?
3013 V_02870C_SPI_SHADER_4COMP
:
3014 V_02870C_SPI_SHADER_NONE
) |
3015 S_02870C_POS3_EXPORT_FORMAT(outinfo
->pos_exports
> 3 ?
3016 V_02870C_SPI_SHADER_4COMP
:
3017 V_02870C_SPI_SHADER_NONE
));
3019 radeon_set_context_reg(ctx_cs
, R_028818_PA_CL_VTE_CNTL
,
3020 S_028818_VTX_W0_FMT(1) |
3021 S_028818_VPORT_X_SCALE_ENA(1) | S_028818_VPORT_X_OFFSET_ENA(1) |
3022 S_028818_VPORT_Y_SCALE_ENA(1) | S_028818_VPORT_Y_OFFSET_ENA(1) |
3023 S_028818_VPORT_Z_SCALE_ENA(1) | S_028818_VPORT_Z_OFFSET_ENA(1));
3025 radeon_set_context_reg(ctx_cs
, R_02881C_PA_CL_VS_OUT_CNTL
,
3026 S_02881C_USE_VTX_POINT_SIZE(outinfo
->writes_pointsize
) |
3027 S_02881C_USE_VTX_RENDER_TARGET_INDX(outinfo
->writes_layer
) |
3028 S_02881C_USE_VTX_VIEWPORT_INDX(outinfo
->writes_viewport_index
) |
3029 S_02881C_VS_OUT_MISC_VEC_ENA(misc_vec_ena
) |
3030 S_02881C_VS_OUT_MISC_SIDE_BUS_ENA(misc_vec_ena
) |
3031 S_02881C_VS_OUT_CCDIST0_VEC_ENA((total_mask
& 0x0f) != 0) |
3032 S_02881C_VS_OUT_CCDIST1_VEC_ENA((total_mask
& 0xf0) != 0) |
3033 cull_dist_mask
<< 8 |
3036 if (pipeline
->device
->physical_device
->rad_info
.chip_class
<= GFX8
)
3037 radeon_set_context_reg(ctx_cs
, R_028AB4_VGT_REUSE_OFF
,
3038 outinfo
->writes_viewport_index
);
3042 radv_pipeline_generate_hw_es(struct radeon_cmdbuf
*cs
,
3043 struct radv_pipeline
*pipeline
,
3044 struct radv_shader_variant
*shader
)
3046 uint64_t va
= radv_buffer_get_va(shader
->bo
) + shader
->bo_offset
;
3048 radeon_set_sh_reg_seq(cs
, R_00B320_SPI_SHADER_PGM_LO_ES
, 4);
3049 radeon_emit(cs
, va
>> 8);
3050 radeon_emit(cs
, S_00B324_MEM_BASE(va
>> 40));
3051 radeon_emit(cs
, shader
->config
.rsrc1
);
3052 radeon_emit(cs
, shader
->config
.rsrc2
);
3056 radv_pipeline_generate_hw_ls(struct radeon_cmdbuf
*cs
,
3057 struct radv_pipeline
*pipeline
,
3058 struct radv_shader_variant
*shader
,
3059 const struct radv_tessellation_state
*tess
)
3061 uint64_t va
= radv_buffer_get_va(shader
->bo
) + shader
->bo_offset
;
3062 uint32_t rsrc2
= shader
->config
.rsrc2
;
3064 radeon_set_sh_reg_seq(cs
, R_00B520_SPI_SHADER_PGM_LO_LS
, 2);
3065 radeon_emit(cs
, va
>> 8);
3066 radeon_emit(cs
, S_00B524_MEM_BASE(va
>> 40));
3068 rsrc2
|= S_00B52C_LDS_SIZE(tess
->lds_size
);
3069 if (pipeline
->device
->physical_device
->rad_info
.chip_class
== GFX7
&&
3070 pipeline
->device
->physical_device
->rad_info
.family
!= CHIP_HAWAII
)
3071 radeon_set_sh_reg(cs
, R_00B52C_SPI_SHADER_PGM_RSRC2_LS
, rsrc2
);
3073 radeon_set_sh_reg_seq(cs
, R_00B528_SPI_SHADER_PGM_RSRC1_LS
, 2);
3074 radeon_emit(cs
, shader
->config
.rsrc1
);
3075 radeon_emit(cs
, rsrc2
);
3079 radv_pipeline_generate_hw_hs(struct radeon_cmdbuf
*cs
,
3080 struct radv_pipeline
*pipeline
,
3081 struct radv_shader_variant
*shader
,
3082 const struct radv_tessellation_state
*tess
)
3084 uint64_t va
= radv_buffer_get_va(shader
->bo
) + shader
->bo_offset
;
3086 if (pipeline
->device
->physical_device
->rad_info
.chip_class
>= GFX9
) {
3087 radeon_set_sh_reg_seq(cs
, R_00B410_SPI_SHADER_PGM_LO_LS
, 2);
3088 radeon_emit(cs
, va
>> 8);
3089 radeon_emit(cs
, S_00B414_MEM_BASE(va
>> 40));
3091 radeon_set_sh_reg_seq(cs
, R_00B428_SPI_SHADER_PGM_RSRC1_HS
, 2);
3092 radeon_emit(cs
, shader
->config
.rsrc1
);
3093 radeon_emit(cs
, shader
->config
.rsrc2
|
3094 S_00B42C_LDS_SIZE_GFX9(tess
->lds_size
));
3096 radeon_set_sh_reg_seq(cs
, R_00B420_SPI_SHADER_PGM_LO_HS
, 4);
3097 radeon_emit(cs
, va
>> 8);
3098 radeon_emit(cs
, S_00B424_MEM_BASE(va
>> 40));
3099 radeon_emit(cs
, shader
->config
.rsrc1
);
3100 radeon_emit(cs
, shader
->config
.rsrc2
);
3105 radv_pipeline_generate_vertex_shader(struct radeon_cmdbuf
*ctx_cs
,
3106 struct radeon_cmdbuf
*cs
,
3107 struct radv_pipeline
*pipeline
,
3108 const struct radv_tessellation_state
*tess
)
3110 struct radv_shader_variant
*vs
;
3112 /* Skip shaders merged into HS/GS */
3113 vs
= pipeline
->shaders
[MESA_SHADER_VERTEX
];
3117 if (vs
->info
.vs
.as_ls
)
3118 radv_pipeline_generate_hw_ls(cs
, pipeline
, vs
, tess
);
3119 else if (vs
->info
.vs
.as_es
)
3120 radv_pipeline_generate_hw_es(cs
, pipeline
, vs
);
3122 radv_pipeline_generate_hw_vs(ctx_cs
, cs
, pipeline
, vs
);
3126 radv_pipeline_generate_tess_shaders(struct radeon_cmdbuf
*ctx_cs
,
3127 struct radeon_cmdbuf
*cs
,
3128 struct radv_pipeline
*pipeline
,
3129 const struct radv_tessellation_state
*tess
)
3131 if (!radv_pipeline_has_tess(pipeline
))
3134 struct radv_shader_variant
*tes
, *tcs
;
3136 tcs
= pipeline
->shaders
[MESA_SHADER_TESS_CTRL
];
3137 tes
= pipeline
->shaders
[MESA_SHADER_TESS_EVAL
];
3140 if (tes
->info
.tes
.as_es
)
3141 radv_pipeline_generate_hw_es(cs
, pipeline
, tes
);
3143 radv_pipeline_generate_hw_vs(ctx_cs
, cs
, pipeline
, tes
);
3146 radv_pipeline_generate_hw_hs(cs
, pipeline
, tcs
, tess
);
3148 radeon_set_context_reg(ctx_cs
, R_028B6C_VGT_TF_PARAM
,
3151 if (pipeline
->device
->physical_device
->rad_info
.chip_class
>= GFX7
)
3152 radeon_set_context_reg_idx(ctx_cs
, R_028B58_VGT_LS_HS_CONFIG
, 2,
3153 tess
->ls_hs_config
);
3155 radeon_set_context_reg(ctx_cs
, R_028B58_VGT_LS_HS_CONFIG
,
3156 tess
->ls_hs_config
);
3160 radv_pipeline_generate_geometry_shader(struct radeon_cmdbuf
*ctx_cs
,
3161 struct radeon_cmdbuf
*cs
,
3162 struct radv_pipeline
*pipeline
,
3163 const struct radv_gs_state
*gs_state
)
3165 struct radv_shader_variant
*gs
;
3166 unsigned gs_max_out_vertices
;
3167 uint8_t *num_components
;
3172 gs
= pipeline
->shaders
[MESA_SHADER_GEOMETRY
];
3176 gs_max_out_vertices
= gs
->info
.gs
.vertices_out
;
3177 max_stream
= gs
->info
.info
.gs
.max_stream
;
3178 num_components
= gs
->info
.info
.gs
.num_stream_output_components
;
3180 offset
= num_components
[0] * gs_max_out_vertices
;
3182 radeon_set_context_reg_seq(ctx_cs
, R_028A60_VGT_GSVS_RING_OFFSET_1
, 3);
3183 radeon_emit(ctx_cs
, offset
);
3184 if (max_stream
>= 1)
3185 offset
+= num_components
[1] * gs_max_out_vertices
;
3186 radeon_emit(ctx_cs
, offset
);
3187 if (max_stream
>= 2)
3188 offset
+= num_components
[2] * gs_max_out_vertices
;
3189 radeon_emit(ctx_cs
, offset
);
3190 if (max_stream
>= 3)
3191 offset
+= num_components
[3] * gs_max_out_vertices
;
3192 radeon_set_context_reg(ctx_cs
, R_028AB0_VGT_GSVS_RING_ITEMSIZE
, offset
);
3194 radeon_set_context_reg(ctx_cs
, R_028B38_VGT_GS_MAX_VERT_OUT
, gs
->info
.gs
.vertices_out
);
3196 radeon_set_context_reg_seq(ctx_cs
, R_028B5C_VGT_GS_VERT_ITEMSIZE
, 4);
3197 radeon_emit(ctx_cs
, num_components
[0]);
3198 radeon_emit(ctx_cs
, (max_stream
>= 1) ? num_components
[1] : 0);
3199 radeon_emit(ctx_cs
, (max_stream
>= 2) ? num_components
[2] : 0);
3200 radeon_emit(ctx_cs
, (max_stream
>= 3) ? num_components
[3] : 0);
3202 uint32_t gs_num_invocations
= gs
->info
.gs
.invocations
;
3203 radeon_set_context_reg(ctx_cs
, R_028B90_VGT_GS_INSTANCE_CNT
,
3204 S_028B90_CNT(MIN2(gs_num_invocations
, 127)) |
3205 S_028B90_ENABLE(gs_num_invocations
> 0));
3207 radeon_set_context_reg(ctx_cs
, R_028AAC_VGT_ESGS_RING_ITEMSIZE
,
3208 gs_state
->vgt_esgs_ring_itemsize
);
3210 va
= radv_buffer_get_va(gs
->bo
) + gs
->bo_offset
;
3212 if (pipeline
->device
->physical_device
->rad_info
.chip_class
>= GFX9
) {
3213 radeon_set_sh_reg_seq(cs
, R_00B210_SPI_SHADER_PGM_LO_ES
, 2);
3214 radeon_emit(cs
, va
>> 8);
3215 radeon_emit(cs
, S_00B214_MEM_BASE(va
>> 40));
3217 radeon_set_sh_reg_seq(cs
, R_00B228_SPI_SHADER_PGM_RSRC1_GS
, 2);
3218 radeon_emit(cs
, gs
->config
.rsrc1
);
3219 radeon_emit(cs
, gs
->config
.rsrc2
| S_00B22C_LDS_SIZE(gs_state
->lds_size
));
3221 radeon_set_context_reg(ctx_cs
, R_028A44_VGT_GS_ONCHIP_CNTL
, gs_state
->vgt_gs_onchip_cntl
);
3222 radeon_set_context_reg(ctx_cs
, R_028A94_VGT_GS_MAX_PRIMS_PER_SUBGROUP
, gs_state
->vgt_gs_max_prims_per_subgroup
);
3224 radeon_set_sh_reg_seq(cs
, R_00B220_SPI_SHADER_PGM_LO_GS
, 4);
3225 radeon_emit(cs
, va
>> 8);
3226 radeon_emit(cs
, S_00B224_MEM_BASE(va
>> 40));
3227 radeon_emit(cs
, gs
->config
.rsrc1
);
3228 radeon_emit(cs
, gs
->config
.rsrc2
);
3231 radv_pipeline_generate_hw_vs(ctx_cs
, cs
, pipeline
, pipeline
->gs_copy_shader
);
3234 static uint32_t offset_to_ps_input(uint32_t offset
, bool flat_shade
, bool float16
)
3236 uint32_t ps_input_cntl
;
3237 if (offset
<= AC_EXP_PARAM_OFFSET_31
) {
3238 ps_input_cntl
= S_028644_OFFSET(offset
);
3240 ps_input_cntl
|= S_028644_FLAT_SHADE(1);
3242 ps_input_cntl
|= S_028644_FP16_INTERP_MODE(1) |
3243 S_028644_ATTR0_VALID(1);
3246 /* The input is a DEFAULT_VAL constant. */
3247 assert(offset
>= AC_EXP_PARAM_DEFAULT_VAL_0000
&&
3248 offset
<= AC_EXP_PARAM_DEFAULT_VAL_1111
);
3249 offset
-= AC_EXP_PARAM_DEFAULT_VAL_0000
;
3250 ps_input_cntl
= S_028644_OFFSET(0x20) |
3251 S_028644_DEFAULT_VAL(offset
);
3253 return ps_input_cntl
;
3257 radv_pipeline_generate_ps_inputs(struct radeon_cmdbuf
*ctx_cs
,
3258 struct radv_pipeline
*pipeline
)
3260 struct radv_shader_variant
*ps
= pipeline
->shaders
[MESA_SHADER_FRAGMENT
];
3261 const struct radv_vs_output_info
*outinfo
= get_vs_output_info(pipeline
);
3262 uint32_t ps_input_cntl
[32];
3264 unsigned ps_offset
= 0;
3266 if (ps
->info
.info
.ps
.prim_id_input
) {
3267 unsigned vs_offset
= outinfo
->vs_output_param_offset
[VARYING_SLOT_PRIMITIVE_ID
];
3268 if (vs_offset
!= AC_EXP_PARAM_UNDEFINED
) {
3269 ps_input_cntl
[ps_offset
] = offset_to_ps_input(vs_offset
, true, false);
3274 if (ps
->info
.info
.ps
.layer_input
||
3275 ps
->info
.info
.ps
.uses_input_attachments
||
3276 ps
->info
.info
.needs_multiview_view_index
) {
3277 unsigned vs_offset
= outinfo
->vs_output_param_offset
[VARYING_SLOT_LAYER
];
3278 if (vs_offset
!= AC_EXP_PARAM_UNDEFINED
)
3279 ps_input_cntl
[ps_offset
] = offset_to_ps_input(vs_offset
, true, false);
3281 ps_input_cntl
[ps_offset
] = offset_to_ps_input(AC_EXP_PARAM_DEFAULT_VAL_0000
, true, false);
3285 if (ps
->info
.info
.ps
.has_pcoord
) {
3287 val
= S_028644_PT_SPRITE_TEX(1) | S_028644_OFFSET(0x20);
3288 ps_input_cntl
[ps_offset
] = val
;
3292 if (ps
->info
.info
.ps
.num_input_clips_culls
) {
3295 vs_offset
= outinfo
->vs_output_param_offset
[VARYING_SLOT_CLIP_DIST0
];
3296 if (vs_offset
!= AC_EXP_PARAM_UNDEFINED
) {
3297 ps_input_cntl
[ps_offset
] = offset_to_ps_input(vs_offset
, false, false);
3301 vs_offset
= outinfo
->vs_output_param_offset
[VARYING_SLOT_CLIP_DIST1
];
3302 if (vs_offset
!= AC_EXP_PARAM_UNDEFINED
&&
3303 ps
->info
.info
.ps
.num_input_clips_culls
> 4) {
3304 ps_input_cntl
[ps_offset
] = offset_to_ps_input(vs_offset
, false, false);
3309 for (unsigned i
= 0; i
< 32 && (1u << i
) <= ps
->info
.fs
.input_mask
; ++i
) {
3313 if (!(ps
->info
.fs
.input_mask
& (1u << i
)))
3316 vs_offset
= outinfo
->vs_output_param_offset
[VARYING_SLOT_VAR0
+ i
];
3317 if (vs_offset
== AC_EXP_PARAM_UNDEFINED
) {
3318 ps_input_cntl
[ps_offset
] = S_028644_OFFSET(0x20);
3323 flat_shade
= !!(ps
->info
.fs
.flat_shaded_mask
& (1u << ps_offset
));
3324 float16
= !!(ps
->info
.fs
.float16_shaded_mask
& (1u << ps_offset
));
3326 ps_input_cntl
[ps_offset
] = offset_to_ps_input(vs_offset
, flat_shade
, float16
);
3331 radeon_set_context_reg_seq(ctx_cs
, R_028644_SPI_PS_INPUT_CNTL_0
, ps_offset
);
3332 for (unsigned i
= 0; i
< ps_offset
; i
++) {
3333 radeon_emit(ctx_cs
, ps_input_cntl
[i
]);
3339 radv_compute_db_shader_control(const struct radv_device
*device
,
3340 const struct radv_pipeline
*pipeline
,
3341 const struct radv_shader_variant
*ps
)
3344 if (ps
->info
.fs
.early_fragment_test
|| !ps
->info
.info
.ps
.writes_memory
)
3345 z_order
= V_02880C_EARLY_Z_THEN_LATE_Z
;
3347 z_order
= V_02880C_LATE_Z
;
3349 bool disable_rbplus
= device
->physical_device
->has_rbplus
&&
3350 !device
->physical_device
->rbplus_allowed
;
3352 /* It shouldn't be needed to export gl_SampleMask when MSAA is disabled
3353 * but this appears to break Project Cars (DXVK). See
3354 * https://bugs.freedesktop.org/show_bug.cgi?id=109401
3356 bool mask_export_enable
= ps
->info
.info
.ps
.writes_sample_mask
;
3358 return S_02880C_Z_EXPORT_ENABLE(ps
->info
.info
.ps
.writes_z
) |
3359 S_02880C_STENCIL_TEST_VAL_EXPORT_ENABLE(ps
->info
.info
.ps
.writes_stencil
) |
3360 S_02880C_KILL_ENABLE(!!ps
->info
.fs
.can_discard
) |
3361 S_02880C_MASK_EXPORT_ENABLE(mask_export_enable
) |
3362 S_02880C_Z_ORDER(z_order
) |
3363 S_02880C_DEPTH_BEFORE_SHADER(ps
->info
.fs
.early_fragment_test
) |
3364 S_02880C_EXEC_ON_HIER_FAIL(ps
->info
.info
.ps
.writes_memory
) |
3365 S_02880C_EXEC_ON_NOOP(ps
->info
.info
.ps
.writes_memory
) |
3366 S_02880C_DUAL_QUAD_DISABLE(disable_rbplus
);
3370 radv_pipeline_generate_fragment_shader(struct radeon_cmdbuf
*ctx_cs
,
3371 struct radeon_cmdbuf
*cs
,
3372 struct radv_pipeline
*pipeline
)
3374 struct radv_shader_variant
*ps
;
3376 assert (pipeline
->shaders
[MESA_SHADER_FRAGMENT
]);
3378 ps
= pipeline
->shaders
[MESA_SHADER_FRAGMENT
];
3379 va
= radv_buffer_get_va(ps
->bo
) + ps
->bo_offset
;
3381 radeon_set_sh_reg_seq(cs
, R_00B020_SPI_SHADER_PGM_LO_PS
, 4);
3382 radeon_emit(cs
, va
>> 8);
3383 radeon_emit(cs
, S_00B024_MEM_BASE(va
>> 40));
3384 radeon_emit(cs
, ps
->config
.rsrc1
);
3385 radeon_emit(cs
, ps
->config
.rsrc2
);
3387 radeon_set_context_reg(ctx_cs
, R_02880C_DB_SHADER_CONTROL
,
3388 radv_compute_db_shader_control(pipeline
->device
,
3391 radeon_set_context_reg(ctx_cs
, R_0286CC_SPI_PS_INPUT_ENA
,
3392 ps
->config
.spi_ps_input_ena
);
3394 radeon_set_context_reg(ctx_cs
, R_0286D0_SPI_PS_INPUT_ADDR
,
3395 ps
->config
.spi_ps_input_addr
);
3397 radeon_set_context_reg(ctx_cs
, R_0286D8_SPI_PS_IN_CONTROL
,
3398 S_0286D8_NUM_INTERP(ps
->info
.fs
.num_interp
));
3400 radeon_set_context_reg(ctx_cs
, R_0286E0_SPI_BARYC_CNTL
, pipeline
->graphics
.spi_baryc_cntl
);
3402 radeon_set_context_reg(ctx_cs
, R_028710_SPI_SHADER_Z_FORMAT
,
3403 ac_get_spi_shader_z_format(ps
->info
.info
.ps
.writes_z
,
3404 ps
->info
.info
.ps
.writes_stencil
,
3405 ps
->info
.info
.ps
.writes_sample_mask
));
3407 if (pipeline
->device
->dfsm_allowed
) {
3408 /* optimise this? */
3409 radeon_emit(cs
, PKT3(PKT3_EVENT_WRITE
, 0, 0));
3410 radeon_emit(cs
, EVENT_TYPE(V_028A90_FLUSH_DFSM
) | EVENT_INDEX(0));
3415 radv_pipeline_generate_vgt_vertex_reuse(struct radeon_cmdbuf
*ctx_cs
,
3416 struct radv_pipeline
*pipeline
)
3418 if (pipeline
->device
->physical_device
->rad_info
.family
< CHIP_POLARIS10
)
3421 unsigned vtx_reuse_depth
= 30;
3422 if (radv_pipeline_has_tess(pipeline
) &&
3423 radv_get_shader(pipeline
, MESA_SHADER_TESS_EVAL
)->info
.tes
.spacing
== TESS_SPACING_FRACTIONAL_ODD
) {
3424 vtx_reuse_depth
= 14;
3426 radeon_set_context_reg(ctx_cs
, R_028C58_VGT_VERTEX_REUSE_BLOCK_CNTL
,
3427 S_028C58_VTX_REUSE_DEPTH(vtx_reuse_depth
));
3431 radv_compute_vgt_shader_stages_en(const struct radv_pipeline
*pipeline
)
3433 uint32_t stages
= 0;
3434 if (radv_pipeline_has_tess(pipeline
)) {
3435 stages
|= S_028B54_LS_EN(V_028B54_LS_STAGE_ON
) |
3436 S_028B54_HS_EN(1) | S_028B54_DYNAMIC_HS(1);
3438 if (radv_pipeline_has_gs(pipeline
))
3439 stages
|= S_028B54_ES_EN(V_028B54_ES_STAGE_DS
) |
3441 S_028B54_VS_EN(V_028B54_VS_STAGE_COPY_SHADER
);
3443 stages
|= S_028B54_VS_EN(V_028B54_VS_STAGE_DS
);
3445 } else if (radv_pipeline_has_gs(pipeline
))
3446 stages
|= S_028B54_ES_EN(V_028B54_ES_STAGE_REAL
) |
3448 S_028B54_VS_EN(V_028B54_VS_STAGE_COPY_SHADER
);
3450 if (pipeline
->device
->physical_device
->rad_info
.chip_class
>= GFX9
)
3451 stages
|= S_028B54_MAX_PRIMGRP_IN_WAVE(2);
3457 radv_compute_cliprect_rule(const VkGraphicsPipelineCreateInfo
*pCreateInfo
)
3459 const VkPipelineDiscardRectangleStateCreateInfoEXT
*discard_rectangle_info
=
3460 vk_find_struct_const(pCreateInfo
->pNext
, PIPELINE_DISCARD_RECTANGLE_STATE_CREATE_INFO_EXT
);
3462 if (!discard_rectangle_info
)
3467 for (unsigned i
= 0; i
< (1u << MAX_DISCARD_RECTANGLES
); ++i
) {
3468 /* Interpret i as a bitmask, and then set the bit in the mask if
3469 * that combination of rectangles in which the pixel is contained
3470 * should pass the cliprect test. */
3471 unsigned relevant_subset
= i
& ((1u << discard_rectangle_info
->discardRectangleCount
) - 1);
3473 if (discard_rectangle_info
->discardRectangleMode
== VK_DISCARD_RECTANGLE_MODE_INCLUSIVE_EXT
&&
3477 if (discard_rectangle_info
->discardRectangleMode
== VK_DISCARD_RECTANGLE_MODE_EXCLUSIVE_EXT
&&
3488 radv_pipeline_generate_pm4(struct radv_pipeline
*pipeline
,
3489 const VkGraphicsPipelineCreateInfo
*pCreateInfo
,
3490 const struct radv_graphics_pipeline_create_info
*extra
,
3491 const struct radv_blend_state
*blend
,
3492 const struct radv_tessellation_state
*tess
,
3493 const struct radv_gs_state
*gs
,
3494 unsigned prim
, unsigned gs_out
)
3496 struct radeon_cmdbuf
*ctx_cs
= &pipeline
->ctx_cs
;
3497 struct radeon_cmdbuf
*cs
= &pipeline
->cs
;
3500 ctx_cs
->max_dw
= 256;
3501 cs
->buf
= malloc(4 * (cs
->max_dw
+ ctx_cs
->max_dw
));
3502 ctx_cs
->buf
= cs
->buf
+ cs
->max_dw
;
3504 radv_pipeline_generate_depth_stencil_state(ctx_cs
, pipeline
, pCreateInfo
, extra
);
3505 radv_pipeline_generate_blend_state(ctx_cs
, pipeline
, blend
);
3506 radv_pipeline_generate_raster_state(ctx_cs
, pipeline
, pCreateInfo
);
3507 radv_pipeline_generate_multisample_state(ctx_cs
, pipeline
);
3508 radv_pipeline_generate_vgt_gs_mode(ctx_cs
, pipeline
);
3509 radv_pipeline_generate_vertex_shader(ctx_cs
, cs
, pipeline
, tess
);
3510 radv_pipeline_generate_tess_shaders(ctx_cs
, cs
, pipeline
, tess
);
3511 radv_pipeline_generate_geometry_shader(ctx_cs
, cs
, pipeline
, gs
);
3512 radv_pipeline_generate_fragment_shader(ctx_cs
, cs
, pipeline
);
3513 radv_pipeline_generate_ps_inputs(ctx_cs
, pipeline
);
3514 radv_pipeline_generate_vgt_vertex_reuse(ctx_cs
, pipeline
);
3515 radv_pipeline_generate_binning_state(ctx_cs
, pipeline
, pCreateInfo
);
3517 radeon_set_context_reg(ctx_cs
, R_0286E8_SPI_TMPRING_SIZE
,
3518 S_0286E8_WAVES(pipeline
->max_waves
) |
3519 S_0286E8_WAVESIZE(pipeline
->scratch_bytes_per_wave
>> 10));
3521 radeon_set_context_reg(ctx_cs
, R_028B54_VGT_SHADER_STAGES_EN
, radv_compute_vgt_shader_stages_en(pipeline
));
3523 if (pipeline
->device
->physical_device
->rad_info
.chip_class
>= GFX7
) {
3524 radeon_set_uconfig_reg_idx(cs
, R_030908_VGT_PRIMITIVE_TYPE
, 1, prim
);
3526 radeon_set_config_reg(cs
, R_008958_VGT_PRIMITIVE_TYPE
, prim
);
3528 radeon_set_context_reg(ctx_cs
, R_028A6C_VGT_GS_OUT_PRIM_TYPE
, gs_out
);
3530 radeon_set_context_reg(ctx_cs
, R_02820C_PA_SC_CLIPRECT_RULE
, radv_compute_cliprect_rule(pCreateInfo
));
3532 pipeline
->ctx_cs_hash
= _mesa_hash_data(ctx_cs
->buf
, ctx_cs
->cdw
* 4);
3534 assert(ctx_cs
->cdw
<= ctx_cs
->max_dw
);
3535 assert(cs
->cdw
<= cs
->max_dw
);
3538 static struct radv_ia_multi_vgt_param_helpers
3539 radv_compute_ia_multi_vgt_param_helpers(struct radv_pipeline
*pipeline
,
3540 const struct radv_tessellation_state
*tess
,
3543 struct radv_ia_multi_vgt_param_helpers ia_multi_vgt_param
= {0};
3544 const struct radv_device
*device
= pipeline
->device
;
3546 if (radv_pipeline_has_tess(pipeline
))
3547 ia_multi_vgt_param
.primgroup_size
= tess
->num_patches
;
3548 else if (radv_pipeline_has_gs(pipeline
))
3549 ia_multi_vgt_param
.primgroup_size
= 64;
3551 ia_multi_vgt_param
.primgroup_size
= 128; /* recommended without a GS */
3553 /* GS requirement. */
3554 ia_multi_vgt_param
.partial_es_wave
= false;
3555 if (radv_pipeline_has_gs(pipeline
) && device
->physical_device
->rad_info
.chip_class
<= GFX8
)
3556 if (SI_GS_PER_ES
/ ia_multi_vgt_param
.primgroup_size
>= pipeline
->device
->gs_table_depth
- 3)
3557 ia_multi_vgt_param
.partial_es_wave
= true;
3559 ia_multi_vgt_param
.wd_switch_on_eop
= false;
3560 if (device
->physical_device
->rad_info
.chip_class
>= GFX7
) {
3561 /* WD_SWITCH_ON_EOP has no effect on GPUs with less than
3562 * 4 shader engines. Set 1 to pass the assertion below.
3563 * The other cases are hardware requirements. */
3564 if (device
->physical_device
->rad_info
.max_se
< 4 ||
3565 prim
== V_008958_DI_PT_POLYGON
||
3566 prim
== V_008958_DI_PT_LINELOOP
||
3567 prim
== V_008958_DI_PT_TRIFAN
||
3568 prim
== V_008958_DI_PT_TRISTRIP_ADJ
||
3569 (pipeline
->graphics
.prim_restart_enable
&&
3570 (device
->physical_device
->rad_info
.family
< CHIP_POLARIS10
||
3571 (prim
!= V_008958_DI_PT_POINTLIST
&&
3572 prim
!= V_008958_DI_PT_LINESTRIP
))))
3573 ia_multi_vgt_param
.wd_switch_on_eop
= true;
3576 ia_multi_vgt_param
.ia_switch_on_eoi
= false;
3577 if (pipeline
->shaders
[MESA_SHADER_FRAGMENT
]->info
.info
.ps
.prim_id_input
)
3578 ia_multi_vgt_param
.ia_switch_on_eoi
= true;
3579 if (radv_pipeline_has_gs(pipeline
) &&
3580 pipeline
->shaders
[MESA_SHADER_GEOMETRY
]->info
.info
.uses_prim_id
)
3581 ia_multi_vgt_param
.ia_switch_on_eoi
= true;
3582 if (radv_pipeline_has_tess(pipeline
)) {
3583 /* SWITCH_ON_EOI must be set if PrimID is used. */
3584 if (pipeline
->shaders
[MESA_SHADER_TESS_CTRL
]->info
.info
.uses_prim_id
||
3585 radv_get_shader(pipeline
, MESA_SHADER_TESS_EVAL
)->info
.info
.uses_prim_id
)
3586 ia_multi_vgt_param
.ia_switch_on_eoi
= true;
3589 ia_multi_vgt_param
.partial_vs_wave
= false;
3590 if (radv_pipeline_has_tess(pipeline
)) {
3591 /* Bug with tessellation and GS on Bonaire and older 2 SE chips. */
3592 if ((device
->physical_device
->rad_info
.family
== CHIP_TAHITI
||
3593 device
->physical_device
->rad_info
.family
== CHIP_PITCAIRN
||
3594 device
->physical_device
->rad_info
.family
== CHIP_BONAIRE
) &&
3595 radv_pipeline_has_gs(pipeline
))
3596 ia_multi_vgt_param
.partial_vs_wave
= true;
3597 /* Needed for 028B6C_DISTRIBUTION_MODE != 0 */
3598 if (device
->has_distributed_tess
) {
3599 if (radv_pipeline_has_gs(pipeline
)) {
3600 if (device
->physical_device
->rad_info
.chip_class
<= GFX8
)
3601 ia_multi_vgt_param
.partial_es_wave
= true;
3603 ia_multi_vgt_param
.partial_vs_wave
= true;
3608 /* Workaround for a VGT hang when strip primitive types are used with
3609 * primitive restart.
3611 if (pipeline
->graphics
.prim_restart_enable
&&
3612 (prim
== V_008958_DI_PT_LINESTRIP
||
3613 prim
== V_008958_DI_PT_TRISTRIP
||
3614 prim
== V_008958_DI_PT_LINESTRIP_ADJ
||
3615 prim
== V_008958_DI_PT_TRISTRIP_ADJ
)) {
3616 ia_multi_vgt_param
.partial_vs_wave
= true;
3619 if (radv_pipeline_has_gs(pipeline
)) {
3620 /* On these chips there is the possibility of a hang if the
3621 * pipeline uses a GS and partial_vs_wave is not set.
3623 * This mostly does not hit 4-SE chips, as those typically set
3624 * ia_switch_on_eoi and then partial_vs_wave is set for pipelines
3625 * with GS due to another workaround.
3627 * Reproducer: https://bugs.freedesktop.org/show_bug.cgi?id=109242
3629 if (device
->physical_device
->rad_info
.family
== CHIP_TONGA
||
3630 device
->physical_device
->rad_info
.family
== CHIP_FIJI
||
3631 device
->physical_device
->rad_info
.family
== CHIP_POLARIS10
||
3632 device
->physical_device
->rad_info
.family
== CHIP_POLARIS11
||
3633 device
->physical_device
->rad_info
.family
== CHIP_POLARIS12
||
3634 device
->physical_device
->rad_info
.family
== CHIP_VEGAM
) {
3635 ia_multi_vgt_param
.partial_vs_wave
= true;
3639 ia_multi_vgt_param
.base
=
3640 S_028AA8_PRIMGROUP_SIZE(ia_multi_vgt_param
.primgroup_size
- 1) |
3641 /* The following field was moved to VGT_SHADER_STAGES_EN in GFX9. */
3642 S_028AA8_MAX_PRIMGRP_IN_WAVE(device
->physical_device
->rad_info
.chip_class
== GFX8
? 2 : 0) |
3643 S_030960_EN_INST_OPT_BASIC(device
->physical_device
->rad_info
.chip_class
>= GFX9
) |
3644 S_030960_EN_INST_OPT_ADV(device
->physical_device
->rad_info
.chip_class
>= GFX9
);
3646 return ia_multi_vgt_param
;
3651 radv_compute_vertex_input_state(struct radv_pipeline
*pipeline
,
3652 const VkGraphicsPipelineCreateInfo
*pCreateInfo
)
3654 const VkPipelineVertexInputStateCreateInfo
*vi_info
=
3655 pCreateInfo
->pVertexInputState
;
3656 struct radv_vertex_elements_info
*velems
= &pipeline
->vertex_elements
;
3658 for (uint32_t i
= 0; i
< vi_info
->vertexAttributeDescriptionCount
; i
++) {
3659 const VkVertexInputAttributeDescription
*desc
=
3660 &vi_info
->pVertexAttributeDescriptions
[i
];
3661 unsigned loc
= desc
->location
;
3662 const struct vk_format_description
*format_desc
;
3664 format_desc
= vk_format_description(desc
->format
);
3666 velems
->format_size
[loc
] = format_desc
->block
.bits
/ 8;
3669 for (uint32_t i
= 0; i
< vi_info
->vertexBindingDescriptionCount
; i
++) {
3670 const VkVertexInputBindingDescription
*desc
=
3671 &vi_info
->pVertexBindingDescriptions
[i
];
3673 pipeline
->binding_stride
[desc
->binding
] = desc
->stride
;
3674 pipeline
->num_vertex_bindings
=
3675 MAX2(pipeline
->num_vertex_bindings
, desc
->binding
+ 1);
3679 static struct radv_shader_variant
*
3680 radv_pipeline_get_streamout_shader(struct radv_pipeline
*pipeline
)
3684 for (i
= MESA_SHADER_GEOMETRY
; i
>= MESA_SHADER_VERTEX
; i
--) {
3685 struct radv_shader_variant
*shader
=
3686 radv_get_shader(pipeline
, i
);
3688 if (shader
&& shader
->info
.info
.so
.num_outputs
> 0)
3696 radv_pipeline_init(struct radv_pipeline
*pipeline
,
3697 struct radv_device
*device
,
3698 struct radv_pipeline_cache
*cache
,
3699 const VkGraphicsPipelineCreateInfo
*pCreateInfo
,
3700 const struct radv_graphics_pipeline_create_info
*extra
)
3703 bool has_view_index
= false;
3705 RADV_FROM_HANDLE(radv_render_pass
, pass
, pCreateInfo
->renderPass
);
3706 struct radv_subpass
*subpass
= pass
->subpasses
+ pCreateInfo
->subpass
;
3707 if (subpass
->view_mask
)
3708 has_view_index
= true;
3710 pipeline
->device
= device
;
3711 pipeline
->layout
= radv_pipeline_layout_from_handle(pCreateInfo
->layout
);
3712 assert(pipeline
->layout
);
3714 struct radv_blend_state blend
= radv_pipeline_init_blend_state(pipeline
, pCreateInfo
, extra
);
3716 const VkPipelineCreationFeedbackCreateInfoEXT
*creation_feedback
=
3717 vk_find_struct_const(pCreateInfo
->pNext
, PIPELINE_CREATION_FEEDBACK_CREATE_INFO_EXT
);
3718 radv_init_feedback(creation_feedback
);
3720 VkPipelineCreationFeedbackEXT
*pipeline_feedback
= creation_feedback
? creation_feedback
->pPipelineCreationFeedback
: NULL
;
3722 const VkPipelineShaderStageCreateInfo
*pStages
[MESA_SHADER_STAGES
] = { 0, };
3723 VkPipelineCreationFeedbackEXT
*stage_feedbacks
[MESA_SHADER_STAGES
] = { 0 };
3724 for (uint32_t i
= 0; i
< pCreateInfo
->stageCount
; i
++) {
3725 gl_shader_stage stage
= ffs(pCreateInfo
->pStages
[i
].stage
) - 1;
3726 pStages
[stage
] = &pCreateInfo
->pStages
[i
];
3727 if(creation_feedback
)
3728 stage_feedbacks
[stage
] = &creation_feedback
->pPipelineStageCreationFeedbacks
[i
];
3731 struct radv_pipeline_key key
= radv_generate_graphics_pipeline_key(pipeline
, pCreateInfo
, &blend
, has_view_index
);
3732 radv_create_shaders(pipeline
, device
, cache
, &key
, pStages
, pCreateInfo
->flags
, pipeline_feedback
, stage_feedbacks
);
3734 pipeline
->graphics
.spi_baryc_cntl
= S_0286E0_FRONT_FACE_ALL_BITS(1);
3735 radv_pipeline_init_multisample_state(pipeline
, &blend
, pCreateInfo
);
3737 uint32_t prim
= si_translate_prim(pCreateInfo
->pInputAssemblyState
->topology
);
3739 pipeline
->graphics
.can_use_guardband
= radv_prim_can_use_guardband(pCreateInfo
->pInputAssemblyState
->topology
);
3741 if (radv_pipeline_has_gs(pipeline
)) {
3742 gs_out
= si_conv_gl_prim_to_gs_out(pipeline
->shaders
[MESA_SHADER_GEOMETRY
]->info
.gs
.output_prim
);
3743 pipeline
->graphics
.can_use_guardband
= gs_out
== V_028A6C_OUTPRIM_TYPE_TRISTRIP
;
3745 gs_out
= si_conv_prim_to_gs_out(pCreateInfo
->pInputAssemblyState
->topology
);
3747 if (extra
&& extra
->use_rectlist
) {
3748 prim
= V_008958_DI_PT_RECTLIST
;
3749 gs_out
= V_028A6C_OUTPRIM_TYPE_TRISTRIP
;
3750 pipeline
->graphics
.can_use_guardband
= true;
3752 pipeline
->graphics
.prim_restart_enable
= !!pCreateInfo
->pInputAssemblyState
->primitiveRestartEnable
;
3753 /* prim vertex count will need TESS changes */
3754 pipeline
->graphics
.prim_vertex_count
= prim_size_table
[prim
];
3756 radv_pipeline_init_dynamic_state(pipeline
, pCreateInfo
);
3758 /* Ensure that some export memory is always allocated, for two reasons:
3760 * 1) Correctness: The hardware ignores the EXEC mask if no export
3761 * memory is allocated, so KILL and alpha test do not work correctly
3763 * 2) Performance: Every shader needs at least a NULL export, even when
3764 * it writes no color/depth output. The NULL export instruction
3765 * stalls without this setting.
3767 * Don't add this to CB_SHADER_MASK.
3769 struct radv_shader_variant
*ps
= pipeline
->shaders
[MESA_SHADER_FRAGMENT
];
3770 if (!blend
.spi_shader_col_format
) {
3771 if (!ps
->info
.info
.ps
.writes_z
&&
3772 !ps
->info
.info
.ps
.writes_stencil
&&
3773 !ps
->info
.info
.ps
.writes_sample_mask
)
3774 blend
.spi_shader_col_format
= V_028714_SPI_SHADER_32_R
;
3777 for (unsigned i
= 0; i
< MESA_SHADER_STAGES
; i
++) {
3778 if (pipeline
->shaders
[i
]) {
3779 pipeline
->need_indirect_descriptor_sets
|= pipeline
->shaders
[i
]->info
.need_indirect_descriptor_sets
;
3783 struct radv_gs_state gs
= {0};
3784 if (radv_pipeline_has_gs(pipeline
)) {
3785 gs
= calculate_gs_info(pCreateInfo
, pipeline
);
3786 calculate_gs_ring_sizes(pipeline
, &gs
);
3789 struct radv_tessellation_state tess
= {0};
3790 if (radv_pipeline_has_tess(pipeline
)) {
3791 if (prim
== V_008958_DI_PT_PATCH
) {
3792 pipeline
->graphics
.prim_vertex_count
.min
= pCreateInfo
->pTessellationState
->patchControlPoints
;
3793 pipeline
->graphics
.prim_vertex_count
.incr
= 1;
3795 tess
= calculate_tess_state(pipeline
, pCreateInfo
);
3798 pipeline
->graphics
.ia_multi_vgt_param
= radv_compute_ia_multi_vgt_param_helpers(pipeline
, &tess
, prim
);
3800 radv_compute_vertex_input_state(pipeline
, pCreateInfo
);
3802 for (uint32_t i
= 0; i
< MESA_SHADER_STAGES
; i
++)
3803 pipeline
->user_data_0
[i
] = radv_pipeline_stage_to_user_data_0(pipeline
, i
, device
->physical_device
->rad_info
.chip_class
);
3805 struct radv_userdata_info
*loc
= radv_lookup_user_sgpr(pipeline
, MESA_SHADER_VERTEX
,
3806 AC_UD_VS_BASE_VERTEX_START_INSTANCE
);
3807 if (loc
->sgpr_idx
!= -1) {
3808 pipeline
->graphics
.vtx_base_sgpr
= pipeline
->user_data_0
[MESA_SHADER_VERTEX
];
3809 pipeline
->graphics
.vtx_base_sgpr
+= loc
->sgpr_idx
* 4;
3810 if (radv_get_shader(pipeline
, MESA_SHADER_VERTEX
)->info
.info
.vs
.needs_draw_id
)
3811 pipeline
->graphics
.vtx_emit_num
= 3;
3813 pipeline
->graphics
.vtx_emit_num
= 2;
3816 /* Find the last vertex shader stage that eventually uses streamout. */
3817 pipeline
->streamout_shader
= radv_pipeline_get_streamout_shader(pipeline
);
3819 result
= radv_pipeline_scratch_init(device
, pipeline
);
3820 radv_pipeline_generate_pm4(pipeline
, pCreateInfo
, extra
, &blend
, &tess
, &gs
, prim
, gs_out
);
3826 radv_graphics_pipeline_create(
3828 VkPipelineCache _cache
,
3829 const VkGraphicsPipelineCreateInfo
*pCreateInfo
,
3830 const struct radv_graphics_pipeline_create_info
*extra
,
3831 const VkAllocationCallbacks
*pAllocator
,
3832 VkPipeline
*pPipeline
)
3834 RADV_FROM_HANDLE(radv_device
, device
, _device
);
3835 RADV_FROM_HANDLE(radv_pipeline_cache
, cache
, _cache
);
3836 struct radv_pipeline
*pipeline
;
3839 pipeline
= vk_zalloc2(&device
->alloc
, pAllocator
, sizeof(*pipeline
), 8,
3840 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT
);
3841 if (pipeline
== NULL
)
3842 return vk_error(device
->instance
, VK_ERROR_OUT_OF_HOST_MEMORY
);
3844 result
= radv_pipeline_init(pipeline
, device
, cache
,
3845 pCreateInfo
, extra
);
3846 if (result
!= VK_SUCCESS
) {
3847 radv_pipeline_destroy(device
, pipeline
, pAllocator
);
3851 *pPipeline
= radv_pipeline_to_handle(pipeline
);
3856 VkResult
radv_CreateGraphicsPipelines(
3858 VkPipelineCache pipelineCache
,
3860 const VkGraphicsPipelineCreateInfo
* pCreateInfos
,
3861 const VkAllocationCallbacks
* pAllocator
,
3862 VkPipeline
* pPipelines
)
3864 VkResult result
= VK_SUCCESS
;
3867 for (; i
< count
; i
++) {
3869 r
= radv_graphics_pipeline_create(_device
,
3872 NULL
, pAllocator
, &pPipelines
[i
]);
3873 if (r
!= VK_SUCCESS
) {
3875 pPipelines
[i
] = VK_NULL_HANDLE
;
3884 radv_compute_generate_pm4(struct radv_pipeline
*pipeline
)
3886 struct radv_shader_variant
*compute_shader
;
3887 struct radv_device
*device
= pipeline
->device
;
3888 unsigned compute_resource_limits
;
3889 unsigned waves_per_threadgroup
;
3892 pipeline
->cs
.buf
= malloc(20 * 4);
3893 pipeline
->cs
.max_dw
= 20;
3895 compute_shader
= pipeline
->shaders
[MESA_SHADER_COMPUTE
];
3896 va
= radv_buffer_get_va(compute_shader
->bo
) + compute_shader
->bo_offset
;
3898 radeon_set_sh_reg_seq(&pipeline
->cs
, R_00B830_COMPUTE_PGM_LO
, 2);
3899 radeon_emit(&pipeline
->cs
, va
>> 8);
3900 radeon_emit(&pipeline
->cs
, S_00B834_DATA(va
>> 40));
3902 radeon_set_sh_reg_seq(&pipeline
->cs
, R_00B848_COMPUTE_PGM_RSRC1
, 2);
3903 radeon_emit(&pipeline
->cs
, compute_shader
->config
.rsrc1
);
3904 radeon_emit(&pipeline
->cs
, compute_shader
->config
.rsrc2
);
3906 radeon_set_sh_reg(&pipeline
->cs
, R_00B860_COMPUTE_TMPRING_SIZE
,
3907 S_00B860_WAVES(pipeline
->max_waves
) |
3908 S_00B860_WAVESIZE(pipeline
->scratch_bytes_per_wave
>> 10));
3910 /* Calculate best compute resource limits. */
3911 waves_per_threadgroup
=
3912 DIV_ROUND_UP(compute_shader
->info
.cs
.block_size
[0] *
3913 compute_shader
->info
.cs
.block_size
[1] *
3914 compute_shader
->info
.cs
.block_size
[2], 64);
3915 compute_resource_limits
=
3916 S_00B854_SIMD_DEST_CNTL(waves_per_threadgroup
% 4 == 0);
3918 if (device
->physical_device
->rad_info
.chip_class
>= GFX7
) {
3919 unsigned num_cu_per_se
=
3920 device
->physical_device
->rad_info
.num_good_compute_units
/
3921 device
->physical_device
->rad_info
.max_se
;
3923 /* Force even distribution on all SIMDs in CU if the workgroup
3924 * size is 64. This has shown some good improvements if # of
3925 * CUs per SE is not a multiple of 4.
3927 if (num_cu_per_se
% 4 && waves_per_threadgroup
== 1)
3928 compute_resource_limits
|= S_00B854_FORCE_SIMD_DIST(1);
3931 radeon_set_sh_reg(&pipeline
->cs
, R_00B854_COMPUTE_RESOURCE_LIMITS
,
3932 compute_resource_limits
);
3934 radeon_set_sh_reg_seq(&pipeline
->cs
, R_00B81C_COMPUTE_NUM_THREAD_X
, 3);
3935 radeon_emit(&pipeline
->cs
,
3936 S_00B81C_NUM_THREAD_FULL(compute_shader
->info
.cs
.block_size
[0]));
3937 radeon_emit(&pipeline
->cs
,
3938 S_00B81C_NUM_THREAD_FULL(compute_shader
->info
.cs
.block_size
[1]));
3939 radeon_emit(&pipeline
->cs
,
3940 S_00B81C_NUM_THREAD_FULL(compute_shader
->info
.cs
.block_size
[2]));
3942 assert(pipeline
->cs
.cdw
<= pipeline
->cs
.max_dw
);
3945 static VkResult
radv_compute_pipeline_create(
3947 VkPipelineCache _cache
,
3948 const VkComputePipelineCreateInfo
* pCreateInfo
,
3949 const VkAllocationCallbacks
* pAllocator
,
3950 VkPipeline
* pPipeline
)
3952 RADV_FROM_HANDLE(radv_device
, device
, _device
);
3953 RADV_FROM_HANDLE(radv_pipeline_cache
, cache
, _cache
);
3954 const VkPipelineShaderStageCreateInfo
*pStages
[MESA_SHADER_STAGES
] = { 0, };
3955 VkPipelineCreationFeedbackEXT
*stage_feedbacks
[MESA_SHADER_STAGES
] = { 0 };
3956 struct radv_pipeline
*pipeline
;
3959 pipeline
= vk_zalloc2(&device
->alloc
, pAllocator
, sizeof(*pipeline
), 8,
3960 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT
);
3961 if (pipeline
== NULL
)
3962 return vk_error(device
->instance
, VK_ERROR_OUT_OF_HOST_MEMORY
);
3964 pipeline
->device
= device
;
3965 pipeline
->layout
= radv_pipeline_layout_from_handle(pCreateInfo
->layout
);
3966 assert(pipeline
->layout
);
3968 const VkPipelineCreationFeedbackCreateInfoEXT
*creation_feedback
=
3969 vk_find_struct_const(pCreateInfo
->pNext
, PIPELINE_CREATION_FEEDBACK_CREATE_INFO_EXT
);
3970 radv_init_feedback(creation_feedback
);
3972 VkPipelineCreationFeedbackEXT
*pipeline_feedback
= creation_feedback
? creation_feedback
->pPipelineCreationFeedback
: NULL
;
3973 if (creation_feedback
)
3974 stage_feedbacks
[MESA_SHADER_COMPUTE
] = &creation_feedback
->pPipelineStageCreationFeedbacks
[0];
3976 pStages
[MESA_SHADER_COMPUTE
] = &pCreateInfo
->stage
;
3977 radv_create_shaders(pipeline
, device
, cache
, &(struct radv_pipeline_key
) {0}, pStages
, pCreateInfo
->flags
, pipeline_feedback
, stage_feedbacks
);
3979 pipeline
->user_data_0
[MESA_SHADER_COMPUTE
] = radv_pipeline_stage_to_user_data_0(pipeline
, MESA_SHADER_COMPUTE
, device
->physical_device
->rad_info
.chip_class
);
3980 pipeline
->need_indirect_descriptor_sets
|= pipeline
->shaders
[MESA_SHADER_COMPUTE
]->info
.need_indirect_descriptor_sets
;
3981 result
= radv_pipeline_scratch_init(device
, pipeline
);
3982 if (result
!= VK_SUCCESS
) {
3983 radv_pipeline_destroy(device
, pipeline
, pAllocator
);
3987 radv_compute_generate_pm4(pipeline
);
3989 *pPipeline
= radv_pipeline_to_handle(pipeline
);
3994 VkResult
radv_CreateComputePipelines(
3996 VkPipelineCache pipelineCache
,
3998 const VkComputePipelineCreateInfo
* pCreateInfos
,
3999 const VkAllocationCallbacks
* pAllocator
,
4000 VkPipeline
* pPipelines
)
4002 VkResult result
= VK_SUCCESS
;
4005 for (; i
< count
; i
++) {
4007 r
= radv_compute_pipeline_create(_device
, pipelineCache
,
4009 pAllocator
, &pPipelines
[i
]);
4010 if (r
!= VK_SUCCESS
) {
4012 pPipelines
[i
] = VK_NULL_HANDLE
;