projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
radv: mask out high VM address bits in registers where needed
[mesa.git] / src / amd / vulkan / radv_pipeline.c
1 /*
2 * Copyright © 2016 Red Hat.
3 * Copyright © 2016 Bas Nieuwenhuizen
4 *
5 * based in part on anv driver which is:
6 * Copyright © 2015 Intel Corporation
7 *
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the "Software"),
10 * to deal in the Software without restriction, including without limitation
11 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
12 * and/or sell copies of the Software, and to permit persons to whom the
13 * Software is furnished to do so, subject to the following conditions:
14 *
15 * The above copyright notice and this permission notice (including the next
16 * paragraph) shall be included in all copies or substantial portions of the
17 * Software.
18 *
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
23 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
24 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
25 * IN THE SOFTWARE.
26 */
27
28 #include "util/mesa-sha1.h"
29 #include "util/u_atomic.h"
30 #include "radv_debug.h"
31 #include "radv_private.h"
32 #include "radv_cs.h"
33 #include "radv_shader.h"
34 #include "nir/nir.h"
35 #include "nir/nir_builder.h"
36 #include "spirv/nir_spirv.h"
37 #include "vk_util.h"
38
39 #include <llvm-c/Core.h>
40 #include <llvm-c/TargetMachine.h>
41
42 #include "sid.h"
43 #include "gfx9d.h"
44 #include "ac_binary.h"
45 #include "ac_llvm_util.h"
46 #include "ac_nir_to_llvm.h"
47 #include "vk_format.h"
48 #include "util/debug.h"
49 #include "ac_exp_param.h"
50 #include "ac_shader_util.h"
51
52 struct radv_blend_state {
53 uint32_t cb_color_control;
54 uint32_t cb_target_mask;
55 uint32_t sx_mrt_blend_opt[8];
56 uint32_t cb_blend_control[8];
57
58 uint32_t spi_shader_col_format;
59 uint32_t cb_shader_mask;
60 uint32_t db_alpha_to_mask;
61 };
62
63 struct radv_tessellation_state {
64 uint32_t ls_hs_config;
65 unsigned num_patches;
66 unsigned lds_size;
67 uint32_t tf_param;
68 };
69
70 struct radv_gs_state {
71 uint32_t vgt_gs_onchip_cntl;
72 uint32_t vgt_gs_max_prims_per_subgroup;
73 uint32_t vgt_esgs_ring_itemsize;
74 uint32_t lds_size;
75 };
76
77 static void
78 radv_pipeline_destroy(struct radv_device *device,
79 struct radv_pipeline *pipeline,
80 const VkAllocationCallbacks* allocator)
81 {
82 for (unsigned i = 0; i < MESA_SHADER_STAGES; ++i)
83 if (pipeline->shaders[i])
84 radv_shader_variant_destroy(device, pipeline->shaders[i]);
85
86 if (pipeline->gs_copy_shader)
87 radv_shader_variant_destroy(device, pipeline->gs_copy_shader);
88
89 if(pipeline->cs.buf)
90 free(pipeline->cs.buf);
91 vk_free2(&device->alloc, allocator, pipeline);
92 }
93
94 void radv_DestroyPipeline(
95 VkDevice _device,
96 VkPipeline _pipeline,
97 const VkAllocationCallbacks* pAllocator)
98 {
99 RADV_FROM_HANDLE(radv_device, device, _device);
100 RADV_FROM_HANDLE(radv_pipeline, pipeline, _pipeline);
101
102 if (!_pipeline)
103 return;
104
105 radv_pipeline_destroy(device, pipeline, pAllocator);
106 }
107
108 static uint32_t get_hash_flags(struct radv_device *device)
109 {
110 uint32_t hash_flags = 0;
111
112 if (device->instance->debug_flags & RADV_DEBUG_UNSAFE_MATH)
113 hash_flags |= RADV_HASH_SHADER_UNSAFE_MATH;
114 if (device->instance->perftest_flags & RADV_PERFTEST_SISCHED)
115 hash_flags |= RADV_HASH_SHADER_SISCHED;
116 return hash_flags;
117 }
118
119 static VkResult
120 radv_pipeline_scratch_init(struct radv_device *device,
121 struct radv_pipeline *pipeline)
122 {
123 unsigned scratch_bytes_per_wave = 0;
124 unsigned max_waves = 0;
125 unsigned min_waves = 1;
126
127 for (int i = 0; i < MESA_SHADER_STAGES; ++i) {
128 if (pipeline->shaders[i]) {
129 unsigned max_stage_waves = device->scratch_waves;
130
131 scratch_bytes_per_wave = MAX2(scratch_bytes_per_wave,
132 pipeline->shaders[i]->config.scratch_bytes_per_wave);
133
134 max_stage_waves = MIN2(max_stage_waves,
135 4 * device->physical_device->rad_info.num_good_compute_units *
136 (256 / pipeline->shaders[i]->config.num_vgprs));
137 max_waves = MAX2(max_waves, max_stage_waves);
138 }
139 }
140
141 if (pipeline->shaders[MESA_SHADER_COMPUTE]) {
142 unsigned group_size = pipeline->shaders[MESA_SHADER_COMPUTE]->info.cs.block_size[0] *
143 pipeline->shaders[MESA_SHADER_COMPUTE]->info.cs.block_size[1] *
144 pipeline->shaders[MESA_SHADER_COMPUTE]->info.cs.block_size[2];
145 min_waves = MAX2(min_waves, round_up_u32(group_size, 64));
146 }
147
148 if (scratch_bytes_per_wave)
149 max_waves = MIN2(max_waves, 0xffffffffu / scratch_bytes_per_wave);
150
151 if (scratch_bytes_per_wave && max_waves < min_waves) {
152 /* Not really true at this moment, but will be true on first
153 * execution. Avoid having hanging shaders. */
154 return vk_error(VK_ERROR_OUT_OF_DEVICE_MEMORY);
155 }
156 pipeline->scratch_bytes_per_wave = scratch_bytes_per_wave;
157 pipeline->max_waves = max_waves;
158 return VK_SUCCESS;
159 }
160
161 static uint32_t si_translate_blend_function(VkBlendOp op)
162 {
163 switch (op) {
164 case VK_BLEND_OP_ADD:
165 return V_028780_COMB_DST_PLUS_SRC;
166 case VK_BLEND_OP_SUBTRACT:
167 return V_028780_COMB_SRC_MINUS_DST;
168 case VK_BLEND_OP_REVERSE_SUBTRACT:
169 return V_028780_COMB_DST_MINUS_SRC;
170 case VK_BLEND_OP_MIN:
171 return V_028780_COMB_MIN_DST_SRC;
172 case VK_BLEND_OP_MAX:
173 return V_028780_COMB_MAX_DST_SRC;
174 default:
175 return 0;
176 }
177 }
178
179 static uint32_t si_translate_blend_factor(VkBlendFactor factor)
180 {
181 switch (factor) {
182 case VK_BLEND_FACTOR_ZERO:
183 return V_028780_BLEND_ZERO;
184 case VK_BLEND_FACTOR_ONE:
185 return V_028780_BLEND_ONE;
186 case VK_BLEND_FACTOR_SRC_COLOR:
187 return V_028780_BLEND_SRC_COLOR;
188 case VK_BLEND_FACTOR_ONE_MINUS_SRC_COLOR:
189 return V_028780_BLEND_ONE_MINUS_SRC_COLOR;
190 case VK_BLEND_FACTOR_DST_COLOR:
191 return V_028780_BLEND_DST_COLOR;
192 case VK_BLEND_FACTOR_ONE_MINUS_DST_COLOR:
193 return V_028780_BLEND_ONE_MINUS_DST_COLOR;
194 case VK_BLEND_FACTOR_SRC_ALPHA:
195 return V_028780_BLEND_SRC_ALPHA;
196 case VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA:
197 return V_028780_BLEND_ONE_MINUS_SRC_ALPHA;
198 case VK_BLEND_FACTOR_DST_ALPHA:
199 return V_028780_BLEND_DST_ALPHA;
200 case VK_BLEND_FACTOR_ONE_MINUS_DST_ALPHA:
201 return V_028780_BLEND_ONE_MINUS_DST_ALPHA;
202 case VK_BLEND_FACTOR_CONSTANT_COLOR:
203 return V_028780_BLEND_CONSTANT_COLOR;
204 case VK_BLEND_FACTOR_ONE_MINUS_CONSTANT_COLOR:
205 return V_028780_BLEND_ONE_MINUS_CONSTANT_COLOR;
206 case VK_BLEND_FACTOR_CONSTANT_ALPHA:
207 return V_028780_BLEND_CONSTANT_ALPHA;
208 case VK_BLEND_FACTOR_ONE_MINUS_CONSTANT_ALPHA:
209 return V_028780_BLEND_ONE_MINUS_CONSTANT_ALPHA;
210 case VK_BLEND_FACTOR_SRC_ALPHA_SATURATE:
211 return V_028780_BLEND_SRC_ALPHA_SATURATE;
212 case VK_BLEND_FACTOR_SRC1_COLOR:
213 return V_028780_BLEND_SRC1_COLOR;
214 case VK_BLEND_FACTOR_ONE_MINUS_SRC1_COLOR:
215 return V_028780_BLEND_INV_SRC1_COLOR;
216 case VK_BLEND_FACTOR_SRC1_ALPHA:
217 return V_028780_BLEND_SRC1_ALPHA;
218 case VK_BLEND_FACTOR_ONE_MINUS_SRC1_ALPHA:
219 return V_028780_BLEND_INV_SRC1_ALPHA;
220 default:
221 return 0;
222 }
223 }
224
225 static uint32_t si_translate_blend_opt_function(VkBlendOp op)
226 {
227 switch (op) {
228 case VK_BLEND_OP_ADD:
229 return V_028760_OPT_COMB_ADD;
230 case VK_BLEND_OP_SUBTRACT:
231 return V_028760_OPT_COMB_SUBTRACT;
232 case VK_BLEND_OP_REVERSE_SUBTRACT:
233 return V_028760_OPT_COMB_REVSUBTRACT;
234 case VK_BLEND_OP_MIN:
235 return V_028760_OPT_COMB_MIN;
236 case VK_BLEND_OP_MAX:
237 return V_028760_OPT_COMB_MAX;
238 default:
239 return V_028760_OPT_COMB_BLEND_DISABLED;
240 }
241 }
242
243 static uint32_t si_translate_blend_opt_factor(VkBlendFactor factor, bool is_alpha)
244 {
245 switch (factor) {
246 case VK_BLEND_FACTOR_ZERO:
247 return V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_ALL;
248 case VK_BLEND_FACTOR_ONE:
249 return V_028760_BLEND_OPT_PRESERVE_ALL_IGNORE_NONE;
250 case VK_BLEND_FACTOR_SRC_COLOR:
251 return is_alpha ? V_028760_BLEND_OPT_PRESERVE_A1_IGNORE_A0
252 : V_028760_BLEND_OPT_PRESERVE_C1_IGNORE_C0;
253 case VK_BLEND_FACTOR_ONE_MINUS_SRC_COLOR:
254 return is_alpha ? V_028760_BLEND_OPT_PRESERVE_A0_IGNORE_A1
255 : V_028760_BLEND_OPT_PRESERVE_C0_IGNORE_C1;
256 case VK_BLEND_FACTOR_SRC_ALPHA:
257 return V_028760_BLEND_OPT_PRESERVE_A1_IGNORE_A0;
258 case VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA:
259 return V_028760_BLEND_OPT_PRESERVE_A0_IGNORE_A1;
260 case VK_BLEND_FACTOR_SRC_ALPHA_SATURATE:
261 return is_alpha ? V_028760_BLEND_OPT_PRESERVE_ALL_IGNORE_NONE
262 : V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_A0;
263 default:
264 return V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_NONE;
265 }
266 }
267
268 /**
269 * Get rid of DST in the blend factors by commuting the operands:
270 * func(src * DST, dst * 0) ---> func(src * 0, dst * SRC)
271 */
272 static void si_blend_remove_dst(unsigned *func, unsigned *src_factor,
273 unsigned *dst_factor, unsigned expected_dst,
274 unsigned replacement_src)
275 {
276 if (*src_factor == expected_dst &&
277 *dst_factor == VK_BLEND_FACTOR_ZERO) {
278 *src_factor = VK_BLEND_FACTOR_ZERO;
279 *dst_factor = replacement_src;
280
281 /* Commuting the operands requires reversing subtractions. */
282 if (*func == VK_BLEND_OP_SUBTRACT)
283 *func = VK_BLEND_OP_REVERSE_SUBTRACT;
284 else if (*func == VK_BLEND_OP_REVERSE_SUBTRACT)
285 *func = VK_BLEND_OP_SUBTRACT;
286 }
287 }
288
289 static bool si_blend_factor_uses_dst(unsigned factor)
290 {
291 return factor == VK_BLEND_FACTOR_DST_COLOR ||
292 factor == VK_BLEND_FACTOR_DST_ALPHA ||
293 factor == VK_BLEND_FACTOR_SRC_ALPHA_SATURATE ||
294 factor == VK_BLEND_FACTOR_ONE_MINUS_DST_ALPHA ||
295 factor == VK_BLEND_FACTOR_ONE_MINUS_DST_COLOR;
296 }
297
298 static bool is_dual_src(VkBlendFactor factor)
299 {
300 switch (factor) {
301 case VK_BLEND_FACTOR_SRC1_COLOR:
302 case VK_BLEND_FACTOR_ONE_MINUS_SRC1_COLOR:
303 case VK_BLEND_FACTOR_SRC1_ALPHA:
304 case VK_BLEND_FACTOR_ONE_MINUS_SRC1_ALPHA:
305 return true;
306 default:
307 return false;
308 }
309 }
310
311 static unsigned si_choose_spi_color_format(VkFormat vk_format,
312 bool blend_enable,
313 bool blend_need_alpha)
314 {
315 const struct vk_format_description *desc = vk_format_description(vk_format);
316 unsigned format, ntype, swap;
317
318 /* Alpha is needed for alpha-to-coverage.
319 * Blending may be with or without alpha.
320 */
321 unsigned normal = 0; /* most optimal, may not support blending or export alpha */
322 unsigned alpha = 0; /* exports alpha, but may not support blending */
323 unsigned blend = 0; /* supports blending, but may not export alpha */
324 unsigned blend_alpha = 0; /* least optimal, supports blending and exports alpha */
325
326 format = radv_translate_colorformat(vk_format);
327 ntype = radv_translate_color_numformat(vk_format, desc,
328 vk_format_get_first_non_void_channel(vk_format));
329 swap = radv_translate_colorswap(vk_format, false);
330
331 /* Choose the SPI color formats. These are required values for Stoney/RB+.
332 * Other chips have multiple choices, though they are not necessarily better.
333 */
334 switch (format) {
335 case V_028C70_COLOR_5_6_5:
336 case V_028C70_COLOR_1_5_5_5:
337 case V_028C70_COLOR_5_5_5_1:
338 case V_028C70_COLOR_4_4_4_4:
339 case V_028C70_COLOR_10_11_11:
340 case V_028C70_COLOR_11_11_10:
341 case V_028C70_COLOR_8:
342 case V_028C70_COLOR_8_8:
343 case V_028C70_COLOR_8_8_8_8:
344 case V_028C70_COLOR_10_10_10_2:
345 case V_028C70_COLOR_2_10_10_10:
346 if (ntype == V_028C70_NUMBER_UINT)
347 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_UINT16_ABGR;
348 else if (ntype == V_028C70_NUMBER_SINT)
349 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_SINT16_ABGR;
350 else
351 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_FP16_ABGR;
352 break;
353
354 case V_028C70_COLOR_16:
355 case V_028C70_COLOR_16_16:
356 case V_028C70_COLOR_16_16_16_16:
357 if (ntype == V_028C70_NUMBER_UNORM ||
358 ntype == V_028C70_NUMBER_SNORM) {
359 /* UNORM16 and SNORM16 don't support blending */
360 if (ntype == V_028C70_NUMBER_UNORM)
361 normal = alpha = V_028714_SPI_SHADER_UNORM16_ABGR;
362 else
363 normal = alpha = V_028714_SPI_SHADER_SNORM16_ABGR;
364
365 /* Use 32 bits per channel for blending. */
366 if (format == V_028C70_COLOR_16) {
367 if (swap == V_028C70_SWAP_STD) { /* R */
368 blend = V_028714_SPI_SHADER_32_R;
369 blend_alpha = V_028714_SPI_SHADER_32_AR;
370 } else if (swap == V_028C70_SWAP_ALT_REV) /* A */
371 blend = blend_alpha = V_028714_SPI_SHADER_32_AR;
372 else
373 assert(0);
374 } else if (format == V_028C70_COLOR_16_16) {
375 if (swap == V_028C70_SWAP_STD) { /* RG */
376 blend = V_028714_SPI_SHADER_32_GR;
377 blend_alpha = V_028714_SPI_SHADER_32_ABGR;
378 } else if (swap == V_028C70_SWAP_ALT) /* RA */
379 blend = blend_alpha = V_028714_SPI_SHADER_32_AR;
380 else
381 assert(0);
382 } else /* 16_16_16_16 */
383 blend = blend_alpha = V_028714_SPI_SHADER_32_ABGR;
384 } else if (ntype == V_028C70_NUMBER_UINT)
385 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_UINT16_ABGR;
386 else if (ntype == V_028C70_NUMBER_SINT)
387 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_SINT16_ABGR;
388 else if (ntype == V_028C70_NUMBER_FLOAT)
389 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_FP16_ABGR;
390 else
391 assert(0);
392 break;
393
394 case V_028C70_COLOR_32:
395 if (swap == V_028C70_SWAP_STD) { /* R */
396 blend = normal = V_028714_SPI_SHADER_32_R;
397 alpha = blend_alpha = V_028714_SPI_SHADER_32_AR;
398 } else if (swap == V_028C70_SWAP_ALT_REV) /* A */
399 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_32_AR;
400 else
401 assert(0);
402 break;
403
404 case V_028C70_COLOR_32_32:
405 if (swap == V_028C70_SWAP_STD) { /* RG */
406 blend = normal = V_028714_SPI_SHADER_32_GR;
407 alpha = blend_alpha = V_028714_SPI_SHADER_32_ABGR;
408 } else if (swap == V_028C70_SWAP_ALT) /* RA */
409 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_32_AR;
410 else
411 assert(0);
412 break;
413
414 case V_028C70_COLOR_32_32_32_32:
415 case V_028C70_COLOR_8_24:
416 case V_028C70_COLOR_24_8:
417 case V_028C70_COLOR_X24_8_32_FLOAT:
418 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_32_ABGR;
419 break;
420
421 default:
422 unreachable("unhandled blend format");
423 }
424
425 if (blend_enable && blend_need_alpha)
426 return blend_alpha;
427 else if(blend_need_alpha)
428 return alpha;
429 else if(blend_enable)
430 return blend;
431 else
432 return normal;
433 }
434
435 static void
436 radv_pipeline_compute_spi_color_formats(struct radv_pipeline *pipeline,
437 const VkGraphicsPipelineCreateInfo *pCreateInfo,
438 uint32_t blend_enable,
439 uint32_t blend_need_alpha,
440 bool single_cb_enable,
441 bool blend_mrt0_is_dual_src,
442 struct radv_blend_state *blend)
443 {
444 RADV_FROM_HANDLE(radv_render_pass, pass, pCreateInfo->renderPass);
445 struct radv_subpass *subpass = pass->subpasses + pCreateInfo->subpass;
446 unsigned col_format = 0;
447
448 for (unsigned i = 0; i < (single_cb_enable ? 1 : subpass->color_count); ++i) {
449 unsigned cf;
450
451 if (subpass->color_attachments[i].attachment == VK_ATTACHMENT_UNUSED) {
452 cf = V_028714_SPI_SHADER_ZERO;
453 } else {
454 struct radv_render_pass_attachment *attachment = pass->attachments + subpass->color_attachments[i].attachment;
455
456 cf = si_choose_spi_color_format(attachment->format,
457 blend_enable & (1 << i),
458 blend_need_alpha & (1 << i));
459 }
460
461 col_format |= cf << (4 * i);
462 }
463
464 blend->cb_shader_mask = ac_get_cb_shader_mask(col_format);
465
466 if (blend_mrt0_is_dual_src)
467 col_format |= (col_format & 0xf) << 4;
468 blend->spi_shader_col_format = col_format;
469 }
470
471 static bool
472 format_is_int8(VkFormat format)
473 {
474 const struct vk_format_description *desc = vk_format_description(format);
475 int channel = vk_format_get_first_non_void_channel(format);
476
477 return channel >= 0 && desc->channel[channel].pure_integer &&
478 desc->channel[channel].size == 8;
479 }
480
481 static bool
482 format_is_int10(VkFormat format)
483 {
484 const struct vk_format_description *desc = vk_format_description(format);
485
486 if (desc->nr_channels != 4)
487 return false;
488 for (unsigned i = 0; i < 4; i++) {
489 if (desc->channel[i].pure_integer && desc->channel[i].size == 10)
490 return true;
491 }
492 return false;
493 }
494
495 unsigned radv_format_meta_fs_key(VkFormat format)
496 {
497 unsigned col_format = si_choose_spi_color_format(format, false, false) - 1;
498 bool is_int8 = format_is_int8(format);
499 bool is_int10 = format_is_int10(format);
500
501 return col_format + (is_int8 ? 3 : is_int10 ? 5 : 0);
502 }
503
504 static void
505 radv_pipeline_compute_get_int_clamp(const VkGraphicsPipelineCreateInfo *pCreateInfo,
506 unsigned *is_int8, unsigned *is_int10)
507 {
508 RADV_FROM_HANDLE(radv_render_pass, pass, pCreateInfo->renderPass);
509 struct radv_subpass *subpass = pass->subpasses + pCreateInfo->subpass;
510 *is_int8 = 0;
511 *is_int10 = 0;
512
513 for (unsigned i = 0; i < subpass->color_count; ++i) {
514 struct radv_render_pass_attachment *attachment;
515
516 if (subpass->color_attachments[i].attachment == VK_ATTACHMENT_UNUSED)
517 continue;
518
519 attachment = pass->attachments + subpass->color_attachments[i].attachment;
520
521 if (format_is_int8(attachment->format))
522 *is_int8 |= 1 << i;
523 if (format_is_int10(attachment->format))
524 *is_int10 |= 1 << i;
525 }
526 }
527
528 static struct radv_blend_state
529 radv_pipeline_init_blend_state(struct radv_pipeline *pipeline,
530 const VkGraphicsPipelineCreateInfo *pCreateInfo,
531 const struct radv_graphics_pipeline_create_info *extra)
532 {
533 const VkPipelineColorBlendStateCreateInfo *vkblend = pCreateInfo->pColorBlendState;
534 const VkPipelineMultisampleStateCreateInfo *vkms = pCreateInfo->pMultisampleState;
535 struct radv_blend_state blend = {0};
536 unsigned mode = V_028808_CB_NORMAL;
537 uint32_t blend_enable = 0, blend_need_alpha = 0;
538 bool blend_mrt0_is_dual_src = false;
539 int i;
540 bool single_cb_enable = false;
541
542 if (!vkblend)
543 return blend;
544
545 if (extra && extra->custom_blend_mode) {
546 single_cb_enable = true;
547 mode = extra->custom_blend_mode;
548 }
549 blend.cb_color_control = 0;
550 if (vkblend->logicOpEnable)
551 blend.cb_color_control |= S_028808_ROP3(vkblend->logicOp | (vkblend->logicOp << 4));
552 else
553 blend.cb_color_control |= S_028808_ROP3(0xcc);
554
555 blend.db_alpha_to_mask = S_028B70_ALPHA_TO_MASK_OFFSET0(2) |
556 S_028B70_ALPHA_TO_MASK_OFFSET1(2) |
557 S_028B70_ALPHA_TO_MASK_OFFSET2(2) |
558 S_028B70_ALPHA_TO_MASK_OFFSET3(2);
559
560 if (vkms && vkms->alphaToCoverageEnable) {
561 blend.db_alpha_to_mask |= S_028B70_ALPHA_TO_MASK_ENABLE(1);
562 }
563
564 blend.cb_target_mask = 0;
565 for (i = 0; i < vkblend->attachmentCount; i++) {
566 const VkPipelineColorBlendAttachmentState *att = &vkblend->pAttachments[i];
567 unsigned blend_cntl = 0;
568 unsigned srcRGB_opt, dstRGB_opt, srcA_opt, dstA_opt;
569 VkBlendOp eqRGB = att->colorBlendOp;
570 VkBlendFactor srcRGB = att->srcColorBlendFactor;
571 VkBlendFactor dstRGB = att->dstColorBlendFactor;
572 VkBlendOp eqA = att->alphaBlendOp;
573 VkBlendFactor srcA = att->srcAlphaBlendFactor;
574 VkBlendFactor dstA = att->dstAlphaBlendFactor;
575
576 blend.sx_mrt_blend_opt[i] = S_028760_COLOR_COMB_FCN(V_028760_OPT_COMB_BLEND_DISABLED) | S_028760_ALPHA_COMB_FCN(V_028760_OPT_COMB_BLEND_DISABLED);
577
578 if (!att->colorWriteMask)
579 continue;
580
581 blend.cb_target_mask |= (unsigned)att->colorWriteMask << (4 * i);
582 if (!att->blendEnable) {
583 blend.cb_blend_control[i] = blend_cntl;
584 continue;
585 }
586
587 if (is_dual_src(srcRGB) || is_dual_src(dstRGB) || is_dual_src(srcA) || is_dual_src(dstA))
588 if (i == 0)
589 blend_mrt0_is_dual_src = true;
590
591 if (eqRGB == VK_BLEND_OP_MIN || eqRGB == VK_BLEND_OP_MAX) {
592 srcRGB = VK_BLEND_FACTOR_ONE;
593 dstRGB = VK_BLEND_FACTOR_ONE;
594 }
595 if (eqA == VK_BLEND_OP_MIN || eqA == VK_BLEND_OP_MAX) {
596 srcA = VK_BLEND_FACTOR_ONE;
597 dstA = VK_BLEND_FACTOR_ONE;
598 }
599
600 /* Blending optimizations for RB+.
601 * These transformations don't change the behavior.
602 *
603 * First, get rid of DST in the blend factors:
604 * func(src * DST, dst * 0) ---> func(src * 0, dst * SRC)
605 */
606 si_blend_remove_dst(&eqRGB, &srcRGB, &dstRGB,
607 VK_BLEND_FACTOR_DST_COLOR,
608 VK_BLEND_FACTOR_SRC_COLOR);
609
610 si_blend_remove_dst(&eqA, &srcA, &dstA,
611 VK_BLEND_FACTOR_DST_COLOR,
612 VK_BLEND_FACTOR_SRC_COLOR);
613
614 si_blend_remove_dst(&eqA, &srcA, &dstA,
615 VK_BLEND_FACTOR_DST_ALPHA,
616 VK_BLEND_FACTOR_SRC_ALPHA);
617
618 /* Look up the ideal settings from tables. */
619 srcRGB_opt = si_translate_blend_opt_factor(srcRGB, false);
620 dstRGB_opt = si_translate_blend_opt_factor(dstRGB, false);
621 srcA_opt = si_translate_blend_opt_factor(srcA, true);
622 dstA_opt = si_translate_blend_opt_factor(dstA, true);
623
624 /* Handle interdependencies. */
625 if (si_blend_factor_uses_dst(srcRGB))
626 dstRGB_opt = V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_NONE;
627 if (si_blend_factor_uses_dst(srcA))
628 dstA_opt = V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_NONE;
629
630 if (srcRGB == VK_BLEND_FACTOR_SRC_ALPHA_SATURATE &&
631 (dstRGB == VK_BLEND_FACTOR_ZERO ||
632 dstRGB == VK_BLEND_FACTOR_SRC_ALPHA ||
633 dstRGB == VK_BLEND_FACTOR_SRC_ALPHA_SATURATE))
634 dstRGB_opt = V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_A0;
635
636 /* Set the final value. */
637 blend.sx_mrt_blend_opt[i] =
638 S_028760_COLOR_SRC_OPT(srcRGB_opt) |
639 S_028760_COLOR_DST_OPT(dstRGB_opt) |
640 S_028760_COLOR_COMB_FCN(si_translate_blend_opt_function(eqRGB)) |
641 S_028760_ALPHA_SRC_OPT(srcA_opt) |
642 S_028760_ALPHA_DST_OPT(dstA_opt) |
643 S_028760_ALPHA_COMB_FCN(si_translate_blend_opt_function(eqA));
644 blend_cntl |= S_028780_ENABLE(1);
645
646 blend_cntl |= S_028780_COLOR_COMB_FCN(si_translate_blend_function(eqRGB));
647 blend_cntl |= S_028780_COLOR_SRCBLEND(si_translate_blend_factor(srcRGB));
648 blend_cntl |= S_028780_COLOR_DESTBLEND(si_translate_blend_factor(dstRGB));
649 if (srcA != srcRGB || dstA != dstRGB || eqA != eqRGB) {
650 blend_cntl |= S_028780_SEPARATE_ALPHA_BLEND(1);
651 blend_cntl |= S_028780_ALPHA_COMB_FCN(si_translate_blend_function(eqA));
652 blend_cntl |= S_028780_ALPHA_SRCBLEND(si_translate_blend_factor(srcA));
653 blend_cntl |= S_028780_ALPHA_DESTBLEND(si_translate_blend_factor(dstA));
654 }
655 blend.cb_blend_control[i] = blend_cntl;
656
657 blend_enable |= 1 << i;
658
659 if (srcRGB == VK_BLEND_FACTOR_SRC_ALPHA ||
660 dstRGB == VK_BLEND_FACTOR_SRC_ALPHA ||
661 srcRGB == VK_BLEND_FACTOR_SRC_ALPHA_SATURATE ||
662 dstRGB == VK_BLEND_FACTOR_SRC_ALPHA_SATURATE ||
663 srcRGB == VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA ||
664 dstRGB == VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA)
665 blend_need_alpha |= 1 << i;
666 }
667 for (i = vkblend->attachmentCount; i < 8; i++) {
668 blend.cb_blend_control[i] = 0;
669 blend.sx_mrt_blend_opt[i] = S_028760_COLOR_COMB_FCN(V_028760_OPT_COMB_BLEND_DISABLED) | S_028760_ALPHA_COMB_FCN(V_028760_OPT_COMB_BLEND_DISABLED);
670 }
671
672 /* disable RB+ for now */
673 if (pipeline->device->physical_device->has_rbplus)
674 blend.cb_color_control |= S_028808_DISABLE_DUAL_QUAD(1);
675
676 if (blend.cb_target_mask)
677 blend.cb_color_control |= S_028808_MODE(mode);
678 else
679 blend.cb_color_control |= S_028808_MODE(V_028808_CB_DISABLE);
680
681 radv_pipeline_compute_spi_color_formats(pipeline, pCreateInfo,
682 blend_enable, blend_need_alpha, single_cb_enable, blend_mrt0_is_dual_src,
683 &blend);
684 return blend;
685 }
686
687 static uint32_t si_translate_stencil_op(enum VkStencilOp op)
688 {
689 switch (op) {
690 case VK_STENCIL_OP_KEEP:
691 return V_02842C_STENCIL_KEEP;
692 case VK_STENCIL_OP_ZERO:
693 return V_02842C_STENCIL_ZERO;
694 case VK_STENCIL_OP_REPLACE:
695 return V_02842C_STENCIL_REPLACE_TEST;
696 case VK_STENCIL_OP_INCREMENT_AND_CLAMP:
697 return V_02842C_STENCIL_ADD_CLAMP;
698 case VK_STENCIL_OP_DECREMENT_AND_CLAMP:
699 return V_02842C_STENCIL_SUB_CLAMP;
700 case VK_STENCIL_OP_INVERT:
701 return V_02842C_STENCIL_INVERT;
702 case VK_STENCIL_OP_INCREMENT_AND_WRAP:
703 return V_02842C_STENCIL_ADD_WRAP;
704 case VK_STENCIL_OP_DECREMENT_AND_WRAP:
705 return V_02842C_STENCIL_SUB_WRAP;
706 default:
707 return 0;
708 }
709 }
710
711 static uint32_t si_translate_fill(VkPolygonMode func)
712 {
713 switch(func) {
714 case VK_POLYGON_MODE_FILL:
715 return V_028814_X_DRAW_TRIANGLES;
716 case VK_POLYGON_MODE_LINE:
717 return V_028814_X_DRAW_LINES;
718 case VK_POLYGON_MODE_POINT:
719 return V_028814_X_DRAW_POINTS;
720 default:
721 assert(0);
722 return V_028814_X_DRAW_POINTS;
723 }
724 }
725
726 static uint8_t radv_pipeline_get_ps_iter_samples(const VkPipelineMultisampleStateCreateInfo *vkms)
727 {
728 uint32_t num_samples = vkms->rasterizationSamples;
729 uint32_t ps_iter_samples = 1;
730
731 if (vkms->sampleShadingEnable) {
732 ps_iter_samples = ceil(vkms->minSampleShading * num_samples);
733 ps_iter_samples = util_next_power_of_two(ps_iter_samples);
734 }
735 return ps_iter_samples;
736 }
737
738 static void
739 radv_pipeline_init_multisample_state(struct radv_pipeline *pipeline,
740 const VkGraphicsPipelineCreateInfo *pCreateInfo)
741 {
742 const VkPipelineMultisampleStateCreateInfo *vkms = pCreateInfo->pMultisampleState;
743 struct radv_multisample_state *ms = &pipeline->graphics.ms;
744 unsigned num_tile_pipes = pipeline->device->physical_device->rad_info.num_tile_pipes;
745 int ps_iter_samples = 1;
746 uint32_t mask = 0xffff;
747
748 if (vkms)
749 ms->num_samples = vkms->rasterizationSamples;
750 else
751 ms->num_samples = 1;
752
753 if (vkms)
754 ps_iter_samples = radv_pipeline_get_ps_iter_samples(vkms);
755 if (vkms && !vkms->sampleShadingEnable && pipeline->shaders[MESA_SHADER_FRAGMENT]->info.info.ps.force_persample) {
756 ps_iter_samples = ms->num_samples;
757 }
758
759 ms->pa_sc_line_cntl = S_028BDC_DX10_DIAMOND_TEST_ENA(1);
760 ms->pa_sc_aa_config = 0;
761 ms->db_eqaa = S_028804_HIGH_QUALITY_INTERSECTIONS(1) |
762 S_028804_STATIC_ANCHOR_ASSOCIATIONS(1);
763 ms->pa_sc_mode_cntl_1 =
764 S_028A4C_WALK_FENCE_ENABLE(1) | //TODO linear dst fixes
765 S_028A4C_WALK_FENCE_SIZE(num_tile_pipes == 2 ? 2 : 3) |
766 /* always 1: */
767 S_028A4C_WALK_ALIGN8_PRIM_FITS_ST(1) |
768 S_028A4C_SUPERTILE_WALK_ORDER_ENABLE(1) |
769 S_028A4C_TILE_WALK_ORDER_ENABLE(1) |
770 S_028A4C_MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE(1) |
771 S_028A4C_FORCE_EOV_CNTDWN_ENABLE(1) |
772 S_028A4C_FORCE_EOV_REZ_ENABLE(1);
773 ms->pa_sc_mode_cntl_0 = S_028A48_ALTERNATE_RBS_PER_TILE(pipeline->device->physical_device->rad_info.chip_class >= GFX9) |
774 S_028A48_VPORT_SCISSOR_ENABLE(1);
775
776 if (ms->num_samples > 1) {
777 unsigned log_samples = util_logbase2(ms->num_samples);
778 unsigned log_ps_iter_samples = util_logbase2(ps_iter_samples);
779 ms->pa_sc_mode_cntl_0 |= S_028A48_MSAA_ENABLE(1);
780 ms->pa_sc_line_cntl |= S_028BDC_EXPAND_LINE_WIDTH(1); /* CM_R_028BDC_PA_SC_LINE_CNTL */
781 ms->db_eqaa |= S_028804_MAX_ANCHOR_SAMPLES(log_samples) |
782 S_028804_PS_ITER_SAMPLES(log_ps_iter_samples) |
783 S_028804_MASK_EXPORT_NUM_SAMPLES(log_samples) |
784 S_028804_ALPHA_TO_MASK_NUM_SAMPLES(log_samples);
785 ms->pa_sc_aa_config |= S_028BE0_MSAA_NUM_SAMPLES(log_samples) |
786 S_028BE0_MAX_SAMPLE_DIST(radv_cayman_get_maxdist(log_samples)) |
787 S_028BE0_MSAA_EXPOSED_SAMPLES(log_samples); /* CM_R_028BE0_PA_SC_AA_CONFIG */
788 ms->pa_sc_mode_cntl_1 |= S_028A4C_PS_ITER_SAMPLE(ps_iter_samples > 1);
789 if (ps_iter_samples > 1)
790 pipeline->graphics.spi_baryc_cntl |= S_0286E0_POS_FLOAT_LOCATION(2);
791 }
792
793 const struct VkPipelineRasterizationStateRasterizationOrderAMD *raster_order =
794 vk_find_struct_const(pCreateInfo->pRasterizationState->pNext, PIPELINE_RASTERIZATION_STATE_RASTERIZATION_ORDER_AMD);
795 if (raster_order && raster_order->rasterizationOrder == VK_RASTERIZATION_ORDER_RELAXED_AMD) {
796 ms->pa_sc_mode_cntl_1 |= S_028A4C_OUT_OF_ORDER_PRIMITIVE_ENABLE(1) |
797 S_028A4C_OUT_OF_ORDER_WATER_MARK(0x7);
798 }
799
800 if (vkms && vkms->pSampleMask) {
801 mask = vkms->pSampleMask[0] & 0xffff;
802 }
803
804 ms->pa_sc_aa_mask[0] = mask | (mask << 16);
805 ms->pa_sc_aa_mask[1] = mask | (mask << 16);
806 }
807
808 static bool
809 radv_prim_can_use_guardband(enum VkPrimitiveTopology topology)
810 {
811 switch (topology) {
812 case VK_PRIMITIVE_TOPOLOGY_POINT_LIST:
813 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST:
814 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP:
815 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST_WITH_ADJACENCY:
816 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP_WITH_ADJACENCY:
817 return false;
818 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST:
819 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP:
820 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_FAN:
821 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST_WITH_ADJACENCY:
822 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP_WITH_ADJACENCY:
823 case VK_PRIMITIVE_TOPOLOGY_PATCH_LIST:
824 return true;
825 default:
826 unreachable("unhandled primitive type");
827 }
828 }
829
830 static uint32_t
831 si_translate_prim(enum VkPrimitiveTopology topology)
832 {
833 switch (topology) {
834 case VK_PRIMITIVE_TOPOLOGY_POINT_LIST:
835 return V_008958_DI_PT_POINTLIST;
836 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST:
837 return V_008958_DI_PT_LINELIST;
838 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP:
839 return V_008958_DI_PT_LINESTRIP;
840 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST:
841 return V_008958_DI_PT_TRILIST;
842 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP:
843 return V_008958_DI_PT_TRISTRIP;
844 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_FAN:
845 return V_008958_DI_PT_TRIFAN;
846 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST_WITH_ADJACENCY:
847 return V_008958_DI_PT_LINELIST_ADJ;
848 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP_WITH_ADJACENCY:
849 return V_008958_DI_PT_LINESTRIP_ADJ;
850 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST_WITH_ADJACENCY:
851 return V_008958_DI_PT_TRILIST_ADJ;
852 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP_WITH_ADJACENCY:
853 return V_008958_DI_PT_TRISTRIP_ADJ;
854 case VK_PRIMITIVE_TOPOLOGY_PATCH_LIST:
855 return V_008958_DI_PT_PATCH;
856 default:
857 assert(0);
858 return 0;
859 }
860 }
861
862 static uint32_t
863 si_conv_gl_prim_to_gs_out(unsigned gl_prim)
864 {
865 switch (gl_prim) {
866 case 0: /* GL_POINTS */
867 return V_028A6C_OUTPRIM_TYPE_POINTLIST;
868 case 1: /* GL_LINES */
869 case 3: /* GL_LINE_STRIP */
870 case 0xA: /* GL_LINE_STRIP_ADJACENCY_ARB */
871 case 0x8E7A: /* GL_ISOLINES */
872 return V_028A6C_OUTPRIM_TYPE_LINESTRIP;
873
874 case 4: /* GL_TRIANGLES */
875 case 0xc: /* GL_TRIANGLES_ADJACENCY_ARB */
876 case 5: /* GL_TRIANGLE_STRIP */
877 case 7: /* GL_QUADS */
878 return V_028A6C_OUTPRIM_TYPE_TRISTRIP;
879 default:
880 assert(0);
881 return 0;
882 }
883 }
884
885 static uint32_t
886 si_conv_prim_to_gs_out(enum VkPrimitiveTopology topology)
887 {
888 switch (topology) {
889 case VK_PRIMITIVE_TOPOLOGY_POINT_LIST:
890 case VK_PRIMITIVE_TOPOLOGY_PATCH_LIST:
891 return V_028A6C_OUTPRIM_TYPE_POINTLIST;
892 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST:
893 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP:
894 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST_WITH_ADJACENCY:
895 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP_WITH_ADJACENCY:
896 return V_028A6C_OUTPRIM_TYPE_LINESTRIP;
897 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST:
898 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP:
899 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_FAN:
900 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST_WITH_ADJACENCY:
901 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP_WITH_ADJACENCY:
902 return V_028A6C_OUTPRIM_TYPE_TRISTRIP;
903 default:
904 assert(0);
905 return 0;
906 }
907 }
908
909 static unsigned si_map_swizzle(unsigned swizzle)
910 {
911 switch (swizzle) {
912 case VK_SWIZZLE_Y:
913 return V_008F0C_SQ_SEL_Y;
914 case VK_SWIZZLE_Z:
915 return V_008F0C_SQ_SEL_Z;
916 case VK_SWIZZLE_W:
917 return V_008F0C_SQ_SEL_W;
918 case VK_SWIZZLE_0:
919 return V_008F0C_SQ_SEL_0;
920 case VK_SWIZZLE_1:
921 return V_008F0C_SQ_SEL_1;
922 default: /* VK_SWIZZLE_X */
923 return V_008F0C_SQ_SEL_X;
924 }
925 }
926
927
928 static unsigned radv_dynamic_state_mask(VkDynamicState state)
929 {
930 switch(state) {
931 case VK_DYNAMIC_STATE_VIEWPORT:
932 return RADV_DYNAMIC_VIEWPORT;
933 case VK_DYNAMIC_STATE_SCISSOR:
934 return RADV_DYNAMIC_SCISSOR;
935 case VK_DYNAMIC_STATE_LINE_WIDTH:
936 return RADV_DYNAMIC_LINE_WIDTH;
937 case VK_DYNAMIC_STATE_DEPTH_BIAS:
938 return RADV_DYNAMIC_DEPTH_BIAS;
939 case VK_DYNAMIC_STATE_BLEND_CONSTANTS:
940 return RADV_DYNAMIC_BLEND_CONSTANTS;
941 case VK_DYNAMIC_STATE_DEPTH_BOUNDS:
942 return RADV_DYNAMIC_DEPTH_BOUNDS;
943 case VK_DYNAMIC_STATE_STENCIL_COMPARE_MASK:
944 return RADV_DYNAMIC_STENCIL_COMPARE_MASK;
945 case VK_DYNAMIC_STATE_STENCIL_WRITE_MASK:
946 return RADV_DYNAMIC_STENCIL_WRITE_MASK;
947 case VK_DYNAMIC_STATE_STENCIL_REFERENCE:
948 return RADV_DYNAMIC_STENCIL_REFERENCE;
949 case VK_DYNAMIC_STATE_DISCARD_RECTANGLE_EXT:
950 return RADV_DYNAMIC_DISCARD_RECTANGLE;
951 default:
952 unreachable("Unhandled dynamic state");
953 }
954 }
955
956 static uint32_t radv_pipeline_needed_dynamic_state(const VkGraphicsPipelineCreateInfo *pCreateInfo)
957 {
958 uint32_t states = RADV_DYNAMIC_ALL;
959
960 /* If rasterization is disabled we do not care about any of the dynamic states,
961 * since they are all rasterization related only. */
962 if (pCreateInfo->pRasterizationState->rasterizerDiscardEnable)
963 return 0;
964
965 if (!pCreateInfo->pRasterizationState->depthBiasEnable)
966 states &= ~RADV_DYNAMIC_DEPTH_BIAS;
967
968 if (!pCreateInfo->pDepthStencilState ||
969 !pCreateInfo->pDepthStencilState->depthBoundsTestEnable)
970 states &= ~RADV_DYNAMIC_DEPTH_BOUNDS;
971
972 if (!pCreateInfo->pDepthStencilState ||
973 !pCreateInfo->pDepthStencilState->stencilTestEnable)
974 states &= ~(RADV_DYNAMIC_STENCIL_COMPARE_MASK |
975 RADV_DYNAMIC_STENCIL_WRITE_MASK |
976 RADV_DYNAMIC_STENCIL_REFERENCE);
977
978 if (!vk_find_struct_const(pCreateInfo->pNext, PIPELINE_DISCARD_RECTANGLE_STATE_CREATE_INFO_EXT))
979 states &= ~RADV_DYNAMIC_DISCARD_RECTANGLE;
980
981 /* TODO: blend constants & line width. */
982
983 return states;
984 }
985
986
987 static void
988 radv_pipeline_init_dynamic_state(struct radv_pipeline *pipeline,
989 const VkGraphicsPipelineCreateInfo *pCreateInfo)
990 {
991 uint32_t needed_states = radv_pipeline_needed_dynamic_state(pCreateInfo);
992 uint32_t states = needed_states;
993 RADV_FROM_HANDLE(radv_render_pass, pass, pCreateInfo->renderPass);
994 struct radv_subpass *subpass = &pass->subpasses[pCreateInfo->subpass];
995
996 pipeline->dynamic_state = default_dynamic_state;
997 pipeline->graphics.needed_dynamic_state = needed_states;
998
999 if (pCreateInfo->pDynamicState) {
1000 /* Remove all of the states that are marked as dynamic */
1001 uint32_t count = pCreateInfo->pDynamicState->dynamicStateCount;
1002 for (uint32_t s = 0; s < count; s++)
1003 states &= ~radv_dynamic_state_mask(pCreateInfo->pDynamicState->pDynamicStates[s]);
1004 }
1005
1006 struct radv_dynamic_state *dynamic = &pipeline->dynamic_state;
1007
1008 if (needed_states & RADV_DYNAMIC_VIEWPORT) {
1009 assert(pCreateInfo->pViewportState);
1010
1011 dynamic->viewport.count = pCreateInfo->pViewportState->viewportCount;
1012 if (states & RADV_DYNAMIC_VIEWPORT) {
1013 typed_memcpy(dynamic->viewport.viewports,
1014 pCreateInfo->pViewportState->pViewports,
1015 pCreateInfo->pViewportState->viewportCount);
1016 }
1017 }
1018
1019 if (needed_states & RADV_DYNAMIC_SCISSOR) {
1020 dynamic->scissor.count = pCreateInfo->pViewportState->scissorCount;
1021 if (states & RADV_DYNAMIC_SCISSOR) {
1022 typed_memcpy(dynamic->scissor.scissors,
1023 pCreateInfo->pViewportState->pScissors,
1024 pCreateInfo->pViewportState->scissorCount);
1025 }
1026 }
1027
1028 if (states & RADV_DYNAMIC_LINE_WIDTH) {
1029 assert(pCreateInfo->pRasterizationState);
1030 dynamic->line_width = pCreateInfo->pRasterizationState->lineWidth;
1031 }
1032
1033 if (states & RADV_DYNAMIC_DEPTH_BIAS) {
1034 assert(pCreateInfo->pRasterizationState);
1035 dynamic->depth_bias.bias =
1036 pCreateInfo->pRasterizationState->depthBiasConstantFactor;
1037 dynamic->depth_bias.clamp =
1038 pCreateInfo->pRasterizationState->depthBiasClamp;
1039 dynamic->depth_bias.slope =
1040 pCreateInfo->pRasterizationState->depthBiasSlopeFactor;
1041 }
1042
1043 /* Section 9.2 of the Vulkan 1.0.15 spec says:
1044 *
1045 * pColorBlendState is [...] NULL if the pipeline has rasterization
1046 * disabled or if the subpass of the render pass the pipeline is
1047 * created against does not use any color attachments.
1048 */
1049 bool uses_color_att = false;
1050 for (unsigned i = 0; i < subpass->color_count; ++i) {
1051 if (subpass->color_attachments[i].attachment != VK_ATTACHMENT_UNUSED) {
1052 uses_color_att = true;
1053 break;
1054 }
1055 }
1056
1057 if (uses_color_att && states & RADV_DYNAMIC_BLEND_CONSTANTS) {
1058 assert(pCreateInfo->pColorBlendState);
1059 typed_memcpy(dynamic->blend_constants,
1060 pCreateInfo->pColorBlendState->blendConstants, 4);
1061 }
1062
1063 /* If there is no depthstencil attachment, then don't read
1064 * pDepthStencilState. The Vulkan spec states that pDepthStencilState may
1065 * be NULL in this case. Even if pDepthStencilState is non-NULL, there is
1066 * no need to override the depthstencil defaults in
1067 * radv_pipeline::dynamic_state when there is no depthstencil attachment.
1068 *
1069 * Section 9.2 of the Vulkan 1.0.15 spec says:
1070 *
1071 * pDepthStencilState is [...] NULL if the pipeline has rasterization
1072 * disabled or if the subpass of the render pass the pipeline is created
1073 * against does not use a depth/stencil attachment.
1074 */
1075 if (needed_states &&
1076 subpass->depth_stencil_attachment.attachment != VK_ATTACHMENT_UNUSED) {
1077 assert(pCreateInfo->pDepthStencilState);
1078
1079 if (states & RADV_DYNAMIC_DEPTH_BOUNDS) {
1080 dynamic->depth_bounds.min =
1081 pCreateInfo->pDepthStencilState->minDepthBounds;
1082 dynamic->depth_bounds.max =
1083 pCreateInfo->pDepthStencilState->maxDepthBounds;
1084 }
1085
1086 if (states & RADV_DYNAMIC_STENCIL_COMPARE_MASK) {
1087 dynamic->stencil_compare_mask.front =
1088 pCreateInfo->pDepthStencilState->front.compareMask;
1089 dynamic->stencil_compare_mask.back =
1090 pCreateInfo->pDepthStencilState->back.compareMask;
1091 }
1092
1093 if (states & RADV_DYNAMIC_STENCIL_WRITE_MASK) {
1094 dynamic->stencil_write_mask.front =
1095 pCreateInfo->pDepthStencilState->front.writeMask;
1096 dynamic->stencil_write_mask.back =
1097 pCreateInfo->pDepthStencilState->back.writeMask;
1098 }
1099
1100 if (states & RADV_DYNAMIC_STENCIL_REFERENCE) {
1101 dynamic->stencil_reference.front =
1102 pCreateInfo->pDepthStencilState->front.reference;
1103 dynamic->stencil_reference.back =
1104 pCreateInfo->pDepthStencilState->back.reference;
1105 }
1106 }
1107
1108 const VkPipelineDiscardRectangleStateCreateInfoEXT *discard_rectangle_info =
1109 vk_find_struct_const(pCreateInfo->pNext, PIPELINE_DISCARD_RECTANGLE_STATE_CREATE_INFO_EXT);
1110 if (states & RADV_DYNAMIC_DISCARD_RECTANGLE) {
1111 dynamic->discard_rectangle.count = discard_rectangle_info->discardRectangleCount;
1112 typed_memcpy(dynamic->discard_rectangle.rectangles,
1113 discard_rectangle_info->pDiscardRectangles,
1114 discard_rectangle_info->discardRectangleCount);
1115 }
1116
1117 pipeline->dynamic_state.mask = states;
1118 }
1119
1120 static struct radv_gs_state
1121 calculate_gs_info(const VkGraphicsPipelineCreateInfo *pCreateInfo,
1122 const struct radv_pipeline *pipeline)
1123 {
1124 struct radv_gs_state gs = {0};
1125 struct radv_shader_variant_info *gs_info = &pipeline->shaders[MESA_SHADER_GEOMETRY]->info;
1126 struct radv_es_output_info *es_info;
1127 if (pipeline->device->physical_device->rad_info.chip_class >= GFX9)
1128 es_info = radv_pipeline_has_tess(pipeline) ? &gs_info->tes.es_info : &gs_info->vs.es_info;
1129 else
1130 es_info = radv_pipeline_has_tess(pipeline) ?
1131 &pipeline->shaders[MESA_SHADER_TESS_EVAL]->info.tes.es_info :
1132 &pipeline->shaders[MESA_SHADER_VERTEX]->info.vs.es_info;
1133
1134 unsigned gs_num_invocations = MAX2(gs_info->gs.invocations, 1);
1135 bool uses_adjacency;
1136 switch(pCreateInfo->pInputAssemblyState->topology) {
1137 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST_WITH_ADJACENCY:
1138 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP_WITH_ADJACENCY:
1139 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST_WITH_ADJACENCY:
1140 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP_WITH_ADJACENCY:
1141 uses_adjacency = true;
1142 break;
1143 default:
1144 uses_adjacency = false;
1145 break;
1146 }
1147
1148 /* All these are in dwords: */
1149 /* We can't allow using the whole LDS, because GS waves compete with
1150 * other shader stages for LDS space. */
1151 const unsigned max_lds_size = 8 * 1024;
1152 const unsigned esgs_itemsize = es_info->esgs_itemsize / 4;
1153 unsigned esgs_lds_size;
1154
1155 /* All these are per subgroup: */
1156 const unsigned max_out_prims = 32 * 1024;
1157 const unsigned max_es_verts = 255;
1158 const unsigned ideal_gs_prims = 64;
1159 unsigned max_gs_prims, gs_prims;
1160 unsigned min_es_verts, es_verts, worst_case_es_verts;
1161
1162 if (uses_adjacency || gs_num_invocations > 1)
1163 max_gs_prims = 127 / gs_num_invocations;
1164 else
1165 max_gs_prims = 255;
1166
1167 /* MAX_PRIMS_PER_SUBGROUP = gs_prims * max_vert_out * gs_invocations.
1168 * Make sure we don't go over the maximum value.
1169 */
1170 if (gs_info->gs.vertices_out > 0) {
1171 max_gs_prims = MIN2(max_gs_prims,
1172 max_out_prims /
1173 (gs_info->gs.vertices_out * gs_num_invocations));
1174 }
1175 assert(max_gs_prims > 0);
1176
1177 /* If the primitive has adjacency, halve the number of vertices
1178 * that will be reused in multiple primitives.
1179 */
1180 min_es_verts = gs_info->gs.vertices_in / (uses_adjacency ? 2 : 1);
1181
1182 gs_prims = MIN2(ideal_gs_prims, max_gs_prims);
1183 worst_case_es_verts = MIN2(min_es_verts * gs_prims, max_es_verts);
1184
1185 /* Compute ESGS LDS size based on the worst case number of ES vertices
1186 * needed to create the target number of GS prims per subgroup.
1187 */
1188 esgs_lds_size = esgs_itemsize * worst_case_es_verts;
1189
1190 /* If total LDS usage is too big, refactor partitions based on ratio
1191 * of ESGS item sizes.
1192 */
1193 if (esgs_lds_size > max_lds_size) {
1194 /* Our target GS Prims Per Subgroup was too large. Calculate
1195 * the maximum number of GS Prims Per Subgroup that will fit
1196 * into LDS, capped by the maximum that the hardware can support.
1197 */
1198 gs_prims = MIN2((max_lds_size / (esgs_itemsize * min_es_verts)),
1199 max_gs_prims);
1200 assert(gs_prims > 0);
1201 worst_case_es_verts = MIN2(min_es_verts * gs_prims,
1202 max_es_verts);
1203
1204 esgs_lds_size = esgs_itemsize * worst_case_es_verts;
1205 assert(esgs_lds_size <= max_lds_size);
1206 }
1207
1208 /* Now calculate remaining ESGS information. */
1209 if (esgs_lds_size)
1210 es_verts = MIN2(esgs_lds_size / esgs_itemsize, max_es_verts);
1211 else
1212 es_verts = max_es_verts;
1213
1214 /* Vertices for adjacency primitives are not always reused, so restore
1215 * it for ES_VERTS_PER_SUBGRP.
1216 */
1217 min_es_verts = gs_info->gs.vertices_in;
1218
1219 /* For normal primitives, the VGT only checks if they are past the ES
1220 * verts per subgroup after allocating a full GS primitive and if they
1221 * are, kick off a new subgroup. But if those additional ES verts are
1222 * unique (e.g. not reused) we need to make sure there is enough LDS
1223 * space to account for those ES verts beyond ES_VERTS_PER_SUBGRP.
1224 */
1225 es_verts -= min_es_verts - 1;
1226
1227 uint32_t es_verts_per_subgroup = es_verts;
1228 uint32_t gs_prims_per_subgroup = gs_prims;
1229 uint32_t gs_inst_prims_in_subgroup = gs_prims * gs_num_invocations;
1230 uint32_t max_prims_per_subgroup = gs_inst_prims_in_subgroup * gs_info->gs.vertices_out;
1231 gs.lds_size = align(esgs_lds_size, 128) / 128;
1232 gs.vgt_gs_onchip_cntl = S_028A44_ES_VERTS_PER_SUBGRP(es_verts_per_subgroup) |
1233 S_028A44_GS_PRIMS_PER_SUBGRP(gs_prims_per_subgroup) |
1234 S_028A44_GS_INST_PRIMS_IN_SUBGRP(gs_inst_prims_in_subgroup);
1235 gs.vgt_gs_max_prims_per_subgroup = S_028A94_MAX_PRIMS_PER_SUBGROUP(max_prims_per_subgroup);
1236 gs.vgt_esgs_ring_itemsize = esgs_itemsize;
1237 assert(max_prims_per_subgroup <= max_out_prims);
1238
1239 return gs;
1240 }
1241
1242 static void
1243 calculate_gs_ring_sizes(struct radv_pipeline *pipeline, const struct radv_gs_state *gs)
1244 {
1245 struct radv_device *device = pipeline->device;
1246 unsigned num_se = device->physical_device->rad_info.max_se;
1247 unsigned wave_size = 64;
1248 unsigned max_gs_waves = 32 * num_se; /* max 32 per SE on GCN */
1249 unsigned gs_vertex_reuse = 16 * num_se; /* GS_VERTEX_REUSE register (per SE) */
1250 unsigned alignment = 256 * num_se;
1251 /* The maximum size is 63.999 MB per SE. */
1252 unsigned max_size = ((unsigned)(63.999 * 1024 * 1024) & ~255) * num_se;
1253 struct radv_shader_variant_info *gs_info = &pipeline->shaders[MESA_SHADER_GEOMETRY]->info;
1254
1255 /* Calculate the minimum size. */
1256 unsigned min_esgs_ring_size = align(gs->vgt_esgs_ring_itemsize * 4 * gs_vertex_reuse *
1257 wave_size, alignment);
1258 /* These are recommended sizes, not minimum sizes. */
1259 unsigned esgs_ring_size = max_gs_waves * 2 * wave_size *
1260 gs->vgt_esgs_ring_itemsize * 4 * gs_info->gs.vertices_in;
1261 unsigned gsvs_ring_size = max_gs_waves * 2 * wave_size *
1262 gs_info->gs.max_gsvs_emit_size * 1; // no streams in VK (gs->max_gs_stream + 1);
1263
1264 min_esgs_ring_size = align(min_esgs_ring_size, alignment);
1265 esgs_ring_size = align(esgs_ring_size, alignment);
1266 gsvs_ring_size = align(gsvs_ring_size, alignment);
1267
1268 if (pipeline->device->physical_device->rad_info.chip_class <= VI)
1269 pipeline->graphics.esgs_ring_size = CLAMP(esgs_ring_size, min_esgs_ring_size, max_size);
1270
1271 pipeline->graphics.gsvs_ring_size = MIN2(gsvs_ring_size, max_size);
1272 }
1273
1274 static void si_multiwave_lds_size_workaround(struct radv_device *device,
1275 unsigned *lds_size)
1276 {
1277 /* SPI barrier management bug:
1278 * Make sure we have at least 4k of LDS in use to avoid the bug.
1279 * It applies to workgroup sizes of more than one wavefront.
1280 */
1281 if (device->physical_device->rad_info.family == CHIP_BONAIRE ||
1282 device->physical_device->rad_info.family == CHIP_KABINI ||
1283 device->physical_device->rad_info.family == CHIP_MULLINS)
1284 *lds_size = MAX2(*lds_size, 8);
1285 }
1286
1287 struct radv_shader_variant *
1288 radv_get_vertex_shader(struct radv_pipeline *pipeline)
1289 {
1290 if (pipeline->shaders[MESA_SHADER_VERTEX])
1291 return pipeline->shaders[MESA_SHADER_VERTEX];
1292 if (pipeline->shaders[MESA_SHADER_TESS_CTRL])
1293 return pipeline->shaders[MESA_SHADER_TESS_CTRL];
1294 return pipeline->shaders[MESA_SHADER_GEOMETRY];
1295 }
1296
1297 static struct radv_shader_variant *
1298 radv_get_tess_eval_shader(struct radv_pipeline *pipeline)
1299 {
1300 if (pipeline->shaders[MESA_SHADER_TESS_EVAL])
1301 return pipeline->shaders[MESA_SHADER_TESS_EVAL];
1302 return pipeline->shaders[MESA_SHADER_GEOMETRY];
1303 }
1304
1305 static struct radv_tessellation_state
1306 calculate_tess_state(struct radv_pipeline *pipeline,
1307 const VkGraphicsPipelineCreateInfo *pCreateInfo)
1308 {
1309 unsigned num_tcs_input_cp;
1310 unsigned num_tcs_output_cp;
1311 unsigned lds_size;
1312 unsigned num_patches;
1313 struct radv_tessellation_state tess = {0};
1314
1315 num_tcs_input_cp = pCreateInfo->pTessellationState->patchControlPoints;
1316 num_tcs_output_cp = pipeline->shaders[MESA_SHADER_TESS_CTRL]->info.tcs.tcs_vertices_out; //TCS VERTICES OUT
1317 num_patches = pipeline->shaders[MESA_SHADER_TESS_CTRL]->info.tcs.num_patches;
1318
1319 lds_size = pipeline->shaders[MESA_SHADER_TESS_CTRL]->info.tcs.lds_size;
1320
1321 if (pipeline->device->physical_device->rad_info.chip_class >= CIK) {
1322 assert(lds_size <= 65536);
1323 lds_size = align(lds_size, 512) / 512;
1324 } else {
1325 assert(lds_size <= 32768);
1326 lds_size = align(lds_size, 256) / 256;
1327 }
1328 si_multiwave_lds_size_workaround(pipeline->device, &lds_size);
1329
1330 tess.lds_size = lds_size;
1331
1332 tess.ls_hs_config = S_028B58_NUM_PATCHES(num_patches) |
1333 S_028B58_HS_NUM_INPUT_CP(num_tcs_input_cp) |
1334 S_028B58_HS_NUM_OUTPUT_CP(num_tcs_output_cp);
1335 tess.num_patches = num_patches;
1336
1337 struct radv_shader_variant *tes = radv_get_tess_eval_shader(pipeline);
1338 unsigned type = 0, partitioning = 0, topology = 0, distribution_mode = 0;
1339
1340 switch (tes->info.tes.primitive_mode) {
1341 case GL_TRIANGLES:
1342 type = V_028B6C_TESS_TRIANGLE;
1343 break;
1344 case GL_QUADS:
1345 type = V_028B6C_TESS_QUAD;
1346 break;
1347 case GL_ISOLINES:
1348 type = V_028B6C_TESS_ISOLINE;
1349 break;
1350 }
1351
1352 switch (tes->info.tes.spacing) {
1353 case TESS_SPACING_EQUAL:
1354 partitioning = V_028B6C_PART_INTEGER;
1355 break;
1356 case TESS_SPACING_FRACTIONAL_ODD:
1357 partitioning = V_028B6C_PART_FRAC_ODD;
1358 break;
1359 case TESS_SPACING_FRACTIONAL_EVEN:
1360 partitioning = V_028B6C_PART_FRAC_EVEN;
1361 break;
1362 default:
1363 break;
1364 }
1365
1366 bool ccw = tes->info.tes.ccw;
1367 const VkPipelineTessellationDomainOriginStateCreateInfoKHR *domain_origin_state =
1368 vk_find_struct_const(pCreateInfo->pTessellationState,
1369 PIPELINE_TESSELLATION_DOMAIN_ORIGIN_STATE_CREATE_INFO_KHR);
1370
1371 if (domain_origin_state && domain_origin_state->domainOrigin != VK_TESSELLATION_DOMAIN_ORIGIN_UPPER_LEFT_KHR)
1372 ccw = !ccw;
1373
1374 if (tes->info.tes.point_mode)
1375 topology = V_028B6C_OUTPUT_POINT;
1376 else if (tes->info.tes.primitive_mode == GL_ISOLINES)
1377 topology = V_028B6C_OUTPUT_LINE;
1378 else if (ccw)
1379 topology = V_028B6C_OUTPUT_TRIANGLE_CCW;
1380 else
1381 topology = V_028B6C_OUTPUT_TRIANGLE_CW;
1382
1383 if (pipeline->device->has_distributed_tess) {
1384 if (pipeline->device->physical_device->rad_info.family == CHIP_FIJI ||
1385 pipeline->device->physical_device->rad_info.family >= CHIP_POLARIS10)
1386 distribution_mode = V_028B6C_DISTRIBUTION_MODE_TRAPEZOIDS;
1387 else
1388 distribution_mode = V_028B6C_DISTRIBUTION_MODE_DONUTS;
1389 } else
1390 distribution_mode = V_028B6C_DISTRIBUTION_MODE_NO_DIST;
1391
1392 tess.tf_param = S_028B6C_TYPE(type) |
1393 S_028B6C_PARTITIONING(partitioning) |
1394 S_028B6C_TOPOLOGY(topology) |
1395 S_028B6C_DISTRIBUTION_MODE(distribution_mode);
1396
1397 return tess;
1398 }
1399
1400 static const struct radv_prim_vertex_count prim_size_table[] = {
1401 [V_008958_DI_PT_NONE] = {0, 0},
1402 [V_008958_DI_PT_POINTLIST] = {1, 1},
1403 [V_008958_DI_PT_LINELIST] = {2, 2},
1404 [V_008958_DI_PT_LINESTRIP] = {2, 1},
1405 [V_008958_DI_PT_TRILIST] = {3, 3},
1406 [V_008958_DI_PT_TRIFAN] = {3, 1},
1407 [V_008958_DI_PT_TRISTRIP] = {3, 1},
1408 [V_008958_DI_PT_LINELIST_ADJ] = {4, 4},
1409 [V_008958_DI_PT_LINESTRIP_ADJ] = {4, 1},
1410 [V_008958_DI_PT_TRILIST_ADJ] = {6, 6},
1411 [V_008958_DI_PT_TRISTRIP_ADJ] = {6, 2},
1412 [V_008958_DI_PT_RECTLIST] = {3, 3},
1413 [V_008958_DI_PT_LINELOOP] = {2, 1},
1414 [V_008958_DI_PT_POLYGON] = {3, 1},
1415 [V_008958_DI_PT_2D_TRI_STRIP] = {0, 0},
1416 };
1417
1418 static const struct radv_vs_output_info *get_vs_output_info(const struct radv_pipeline *pipeline)
1419 {
1420 if (radv_pipeline_has_gs(pipeline))
1421 return &pipeline->gs_copy_shader->info.vs.outinfo;
1422 else if (radv_pipeline_has_tess(pipeline))
1423 return &pipeline->shaders[MESA_SHADER_TESS_EVAL]->info.tes.outinfo;
1424 else
1425 return &pipeline->shaders[MESA_SHADER_VERTEX]->info.vs.outinfo;
1426 }
1427
1428 static void
1429 radv_link_shaders(struct radv_pipeline *pipeline, nir_shader **shaders)
1430 {
1431 nir_shader* ordered_shaders[MESA_SHADER_STAGES];
1432 int shader_count = 0;
1433
1434 if(shaders[MESA_SHADER_FRAGMENT]) {
1435 ordered_shaders[shader_count++] = shaders[MESA_SHADER_FRAGMENT];
1436 }
1437 if(shaders[MESA_SHADER_GEOMETRY]) {
1438 ordered_shaders[shader_count++] = shaders[MESA_SHADER_GEOMETRY];
1439 }
1440 if(shaders[MESA_SHADER_TESS_EVAL]) {
1441 ordered_shaders[shader_count++] = shaders[MESA_SHADER_TESS_EVAL];
1442 }
1443 if(shaders[MESA_SHADER_TESS_CTRL]) {
1444 ordered_shaders[shader_count++] = shaders[MESA_SHADER_TESS_CTRL];
1445 }
1446 if(shaders[MESA_SHADER_VERTEX]) {
1447 ordered_shaders[shader_count++] = shaders[MESA_SHADER_VERTEX];
1448 }
1449
1450 for (int i = 1; i < shader_count; ++i) {
1451 nir_lower_io_arrays_to_elements(ordered_shaders[i],
1452 ordered_shaders[i - 1]);
1453
1454 nir_remove_dead_variables(ordered_shaders[i],
1455 nir_var_shader_out);
1456 nir_remove_dead_variables(ordered_shaders[i - 1],
1457 nir_var_shader_in);
1458
1459 bool progress = nir_remove_unused_varyings(ordered_shaders[i],
1460 ordered_shaders[i - 1]);
1461
1462 nir_compact_varyings(ordered_shaders[i],
1463 ordered_shaders[i - 1], true);
1464
1465 if (progress) {
1466 if (nir_lower_global_vars_to_local(ordered_shaders[i])) {
1467 ac_lower_indirect_derefs(ordered_shaders[i],
1468 pipeline->device->physical_device->rad_info.chip_class);
1469 }
1470 radv_optimize_nir(ordered_shaders[i]);
1471
1472 if (nir_lower_global_vars_to_local(ordered_shaders[i - 1])) {
1473 ac_lower_indirect_derefs(ordered_shaders[i - 1],
1474 pipeline->device->physical_device->rad_info.chip_class);
1475 }
1476 radv_optimize_nir(ordered_shaders[i - 1]);
1477 }
1478 }
1479 }
1480
1481
1482 static struct radv_pipeline_key
1483 radv_generate_graphics_pipeline_key(struct radv_pipeline *pipeline,
1484 const VkGraphicsPipelineCreateInfo *pCreateInfo,
1485 const struct radv_blend_state *blend,
1486 bool has_view_index)
1487 {
1488 const VkPipelineVertexInputStateCreateInfo *input_state =
1489 pCreateInfo->pVertexInputState;
1490 struct radv_pipeline_key key;
1491 memset(&key, 0, sizeof(key));
1492
1493 key.has_multiview_view_index = has_view_index;
1494
1495 uint32_t binding_input_rate = 0;
1496 for (unsigned i = 0; i < input_state->vertexBindingDescriptionCount; ++i) {
1497 if (input_state->pVertexBindingDescriptions[i].inputRate)
1498 binding_input_rate |= 1u << input_state->pVertexBindingDescriptions[i].binding;
1499 }
1500
1501 for (unsigned i = 0; i < input_state->vertexAttributeDescriptionCount; ++i) {
1502 unsigned binding;
1503 binding = input_state->pVertexAttributeDescriptions[i].binding;
1504 if (binding_input_rate & (1u << binding))
1505 key.instance_rate_inputs |= 1u << input_state->pVertexAttributeDescriptions[i].location;
1506 }
1507
1508 if (pCreateInfo->pTessellationState)
1509 key.tess_input_vertices = pCreateInfo->pTessellationState->patchControlPoints;
1510
1511
1512 if (pCreateInfo->pMultisampleState &&
1513 pCreateInfo->pMultisampleState->rasterizationSamples > 1) {
1514 uint32_t num_samples = pCreateInfo->pMultisampleState->rasterizationSamples;
1515 uint32_t ps_iter_samples = radv_pipeline_get_ps_iter_samples(pCreateInfo->pMultisampleState);
1516 key.multisample = true;
1517 key.log2_num_samples = util_logbase2(num_samples);
1518 key.log2_ps_iter_samples = util_logbase2(ps_iter_samples);
1519 }
1520
1521 key.col_format = blend->spi_shader_col_format;
1522 if (pipeline->device->physical_device->rad_info.chip_class < VI)
1523 radv_pipeline_compute_get_int_clamp(pCreateInfo, &key.is_int8, &key.is_int10);
1524
1525 return key;
1526 }
1527
1528 static void
1529 radv_fill_shader_keys(struct radv_shader_variant_key *keys,
1530 const struct radv_pipeline_key *key,
1531 nir_shader **nir)
1532 {
1533 keys[MESA_SHADER_VERTEX].vs.instance_rate_inputs = key->instance_rate_inputs;
1534
1535 if (nir[MESA_SHADER_TESS_CTRL]) {
1536 keys[MESA_SHADER_VERTEX].vs.as_ls = true;
1537 keys[MESA_SHADER_TESS_CTRL].tcs.num_inputs = 0;
1538 keys[MESA_SHADER_TESS_CTRL].tcs.input_vertices = key->tess_input_vertices;
1539 keys[MESA_SHADER_TESS_CTRL].tcs.primitive_mode = nir[MESA_SHADER_TESS_EVAL]->info.tess.primitive_mode;
1540
1541 keys[MESA_SHADER_TESS_CTRL].tcs.tes_reads_tess_factors = !!(nir[MESA_SHADER_TESS_EVAL]->info.inputs_read & (VARYING_BIT_TESS_LEVEL_INNER | VARYING_BIT_TESS_LEVEL_OUTER));
1542 }
1543
1544 if (nir[MESA_SHADER_GEOMETRY]) {
1545 if (nir[MESA_SHADER_TESS_CTRL])
1546 keys[MESA_SHADER_TESS_EVAL].tes.as_es = true;
1547 else
1548 keys[MESA_SHADER_VERTEX].vs.as_es = true;
1549 }
1550
1551 for(int i = 0; i < MESA_SHADER_STAGES; ++i)
1552 keys[i].has_multiview_view_index = key->has_multiview_view_index;
1553
1554 keys[MESA_SHADER_FRAGMENT].fs.multisample = key->multisample;
1555 keys[MESA_SHADER_FRAGMENT].fs.col_format = key->col_format;
1556 keys[MESA_SHADER_FRAGMENT].fs.is_int8 = key->is_int8;
1557 keys[MESA_SHADER_FRAGMENT].fs.is_int10 = key->is_int10;
1558 keys[MESA_SHADER_FRAGMENT].fs.log2_ps_iter_samples = key->log2_ps_iter_samples;
1559 keys[MESA_SHADER_FRAGMENT].fs.log2_num_samples = key->log2_num_samples;
1560 }
1561
1562 static void
1563 merge_tess_info(struct shader_info *tes_info,
1564 const struct shader_info *tcs_info)
1565 {
1566 /* The Vulkan 1.0.38 spec, section 21.1 Tessellator says:
1567 *
1568 * "PointMode. Controls generation of points rather than triangles
1569 * or lines. This functionality defaults to disabled, and is
1570 * enabled if either shader stage includes the execution mode.
1571 *
1572 * and about Triangles, Quads, IsoLines, VertexOrderCw, VertexOrderCcw,
1573 * PointMode, SpacingEqual, SpacingFractionalEven, SpacingFractionalOdd,
1574 * and OutputVertices, it says:
1575 *
1576 * "One mode must be set in at least one of the tessellation
1577 * shader stages."
1578 *
1579 * So, the fields can be set in either the TCS or TES, but they must
1580 * agree if set in both. Our backend looks at TES, so bitwise-or in
1581 * the values from the TCS.
1582 */
1583 assert(tcs_info->tess.tcs_vertices_out == 0 ||
1584 tes_info->tess.tcs_vertices_out == 0 ||
1585 tcs_info->tess.tcs_vertices_out == tes_info->tess.tcs_vertices_out);
1586 tes_info->tess.tcs_vertices_out |= tcs_info->tess.tcs_vertices_out;
1587
1588 assert(tcs_info->tess.spacing == TESS_SPACING_UNSPECIFIED ||
1589 tes_info->tess.spacing == TESS_SPACING_UNSPECIFIED ||
1590 tcs_info->tess.spacing == tes_info->tess.spacing);
1591 tes_info->tess.spacing |= tcs_info->tess.spacing;
1592
1593 assert(tcs_info->tess.primitive_mode == 0 ||
1594 tes_info->tess.primitive_mode == 0 ||
1595 tcs_info->tess.primitive_mode == tes_info->tess.primitive_mode);
1596 tes_info->tess.primitive_mode |= tcs_info->tess.primitive_mode;
1597 tes_info->tess.ccw |= tcs_info->tess.ccw;
1598 tes_info->tess.point_mode |= tcs_info->tess.point_mode;
1599 }
1600
1601 static
1602 void radv_create_shaders(struct radv_pipeline *pipeline,
1603 struct radv_device *device,
1604 struct radv_pipeline_cache *cache,
1605 struct radv_pipeline_key key,
1606 const VkPipelineShaderStageCreateInfo **pStages)
1607 {
1608 struct radv_shader_module fs_m = {0};
1609 struct radv_shader_module *modules[MESA_SHADER_STAGES] = { 0, };
1610 nir_shader *nir[MESA_SHADER_STAGES] = {0};
1611 void *codes[MESA_SHADER_STAGES] = {0};
1612 unsigned code_sizes[MESA_SHADER_STAGES] = {0};
1613 struct radv_shader_variant_key keys[MESA_SHADER_STAGES] = {{{{0}}}};
1614 unsigned char hash[20], gs_copy_hash[20];
1615
1616 for (unsigned i = 0; i < MESA_SHADER_STAGES; ++i) {
1617 if (pStages[i]) {
1618 modules[i] = radv_shader_module_from_handle(pStages[i]->module);
1619 if (modules[i]->nir)
1620 _mesa_sha1_compute(modules[i]->nir->info.name,
1621 strlen(modules[i]->nir->info.name),
1622 modules[i]->sha1);
1623 }
1624 }
1625
1626 radv_hash_shaders(hash, pStages, pipeline->layout, &key, get_hash_flags(device));
1627 memcpy(gs_copy_hash, hash, 20);
1628 gs_copy_hash[0] ^= 1;
1629
1630 if (modules[MESA_SHADER_GEOMETRY]) {
1631 struct radv_shader_variant *variants[MESA_SHADER_STAGES] = {0};
1632 radv_create_shader_variants_from_pipeline_cache(device, cache, gs_copy_hash, variants);
1633 pipeline->gs_copy_shader = variants[MESA_SHADER_GEOMETRY];
1634 }
1635
1636 if (radv_create_shader_variants_from_pipeline_cache(device, cache, hash, pipeline->shaders) &&
1637 (!modules[MESA_SHADER_GEOMETRY] || pipeline->gs_copy_shader)) {
1638 for (unsigned i = 0; i < MESA_SHADER_STAGES; ++i) {
1639 if (pipeline->shaders[i])
1640 pipeline->active_stages |= mesa_to_vk_shader_stage(i);
1641 }
1642 return;
1643 }
1644
1645 if (!modules[MESA_SHADER_FRAGMENT] && !modules[MESA_SHADER_COMPUTE]) {
1646 nir_builder fs_b;
1647 nir_builder_init_simple_shader(&fs_b, NULL, MESA_SHADER_FRAGMENT, NULL);
1648 fs_b.shader->info.name = ralloc_strdup(fs_b.shader, "noop_fs");
1649 fs_m.nir = fs_b.shader;
1650 modules[MESA_SHADER_FRAGMENT] = &fs_m;
1651 }
1652
1653 /* Determine first and last stage. */
1654 unsigned first = MESA_SHADER_STAGES;
1655 unsigned last = 0;
1656 for (unsigned i = 0; i < MESA_SHADER_STAGES; i++) {
1657 if (!pStages[i])
1658 continue;
1659 if (first == MESA_SHADER_STAGES)
1660 first = i;
1661 last = i;
1662 }
1663
1664 for (unsigned i = 0; i < MESA_SHADER_STAGES; ++i) {
1665 const VkPipelineShaderStageCreateInfo *stage = pStages[i];
1666
1667 if (!modules[i])
1668 continue;
1669
1670 nir[i] = radv_shader_compile_to_nir(device, modules[i],
1671 stage ? stage->pName : "main", i,
1672 stage ? stage->pSpecializationInfo : NULL);
1673 pipeline->active_stages |= mesa_to_vk_shader_stage(i);
1674
1675 /* We don't want to alter meta shaders IR directly so clone it
1676 * first.
1677 */
1678 if (nir[i]->info.name) {
1679 nir[i] = nir_shader_clone(NULL, nir[i]);
1680 }
1681
1682 if (first != last) {
1683 nir_variable_mode mask = 0;
1684
1685 if (i != first)
1686 mask = mask | nir_var_shader_in;
1687
1688 if (i != last)
1689 mask = mask | nir_var_shader_out;
1690
1691 nir_lower_io_to_scalar_early(nir[i], mask);
1692 radv_optimize_nir(nir[i]);
1693 }
1694 }
1695
1696 if (nir[MESA_SHADER_TESS_CTRL]) {
1697 nir_lower_tes_patch_vertices(nir[MESA_SHADER_TESS_EVAL], nir[MESA_SHADER_TESS_CTRL]->info.tess.tcs_vertices_out);
1698 merge_tess_info(&nir[MESA_SHADER_TESS_EVAL]->info, &nir[MESA_SHADER_TESS_CTRL]->info);
1699 }
1700
1701 radv_link_shaders(pipeline, nir);
1702
1703 for (int i = 0; i < MESA_SHADER_STAGES; ++i) {
1704 if (modules[i] && radv_can_dump_shader(device, modules[i]))
1705 nir_print_shader(nir[i], stderr);
1706 }
1707
1708 radv_fill_shader_keys(keys, &key, nir);
1709
1710 if (nir[MESA_SHADER_FRAGMENT]) {
1711 if (!pipeline->shaders[MESA_SHADER_FRAGMENT]) {
1712 pipeline->shaders[MESA_SHADER_FRAGMENT] =
1713 radv_shader_variant_create(device, modules[MESA_SHADER_FRAGMENT], &nir[MESA_SHADER_FRAGMENT], 1,
1714 pipeline->layout, keys + MESA_SHADER_FRAGMENT,
1715 &codes[MESA_SHADER_FRAGMENT], &code_sizes[MESA_SHADER_FRAGMENT]);
1716 }
1717
1718 /* TODO: These are no longer used as keys we should refactor this */
1719 keys[MESA_SHADER_VERTEX].vs.export_prim_id =
1720 pipeline->shaders[MESA_SHADER_FRAGMENT]->info.info.ps.prim_id_input;
1721 keys[MESA_SHADER_VERTEX].vs.export_layer_id =
1722 pipeline->shaders[MESA_SHADER_FRAGMENT]->info.info.ps.layer_input;
1723 keys[MESA_SHADER_TESS_EVAL].tes.export_prim_id =
1724 pipeline->shaders[MESA_SHADER_FRAGMENT]->info.info.ps.prim_id_input;
1725 keys[MESA_SHADER_TESS_EVAL].tes.export_layer_id =
1726 pipeline->shaders[MESA_SHADER_FRAGMENT]->info.info.ps.layer_input;
1727 }
1728
1729 if (device->physical_device->rad_info.chip_class >= GFX9 && modules[MESA_SHADER_TESS_CTRL]) {
1730 if (!pipeline->shaders[MESA_SHADER_TESS_CTRL]) {
1731 struct nir_shader *combined_nir[] = {nir[MESA_SHADER_VERTEX], nir[MESA_SHADER_TESS_CTRL]};
1732 struct radv_shader_variant_key key = keys[MESA_SHADER_TESS_CTRL];
1733 key.tcs.vs_key = keys[MESA_SHADER_VERTEX].vs;
1734 pipeline->shaders[MESA_SHADER_TESS_CTRL] = radv_shader_variant_create(device, modules[MESA_SHADER_TESS_CTRL], combined_nir, 2,
1735 pipeline->layout,
1736 &key, &codes[MESA_SHADER_TESS_CTRL],
1737 &code_sizes[MESA_SHADER_TESS_CTRL]);
1738 }
1739 modules[MESA_SHADER_VERTEX] = NULL;
1740 keys[MESA_SHADER_TESS_EVAL].tes.num_patches = pipeline->shaders[MESA_SHADER_TESS_CTRL]->info.tcs.num_patches;
1741 keys[MESA_SHADER_TESS_EVAL].tes.tcs_num_outputs = util_last_bit64(pipeline->shaders[MESA_SHADER_TESS_CTRL]->info.info.tcs.outputs_written);
1742 }
1743
1744 if (device->physical_device->rad_info.chip_class >= GFX9 && modules[MESA_SHADER_GEOMETRY]) {
1745 gl_shader_stage pre_stage = modules[MESA_SHADER_TESS_EVAL] ? MESA_SHADER_TESS_EVAL : MESA_SHADER_VERTEX;
1746 if (!pipeline->shaders[MESA_SHADER_GEOMETRY]) {
1747 struct nir_shader *combined_nir[] = {nir[pre_stage], nir[MESA_SHADER_GEOMETRY]};
1748 pipeline->shaders[MESA_SHADER_GEOMETRY] = radv_shader_variant_create(device, modules[MESA_SHADER_GEOMETRY], combined_nir, 2,
1749 pipeline->layout,
1750 &keys[pre_stage] , &codes[MESA_SHADER_GEOMETRY],
1751 &code_sizes[MESA_SHADER_GEOMETRY]);
1752 }
1753 modules[pre_stage] = NULL;
1754 }
1755
1756 for (int i = 0; i < MESA_SHADER_STAGES; ++i) {
1757 if(modules[i] && !pipeline->shaders[i]) {
1758 if (i == MESA_SHADER_TESS_CTRL) {
1759 keys[MESA_SHADER_TESS_CTRL].tcs.num_inputs = util_last_bit64(pipeline->shaders[MESA_SHADER_VERTEX]->info.info.vs.ls_outputs_written);
1760 }
1761 if (i == MESA_SHADER_TESS_EVAL) {
1762 keys[MESA_SHADER_TESS_EVAL].tes.num_patches = pipeline->shaders[MESA_SHADER_TESS_CTRL]->info.tcs.num_patches;
1763 keys[MESA_SHADER_TESS_EVAL].tes.tcs_num_outputs = util_last_bit64(pipeline->shaders[MESA_SHADER_TESS_CTRL]->info.info.tcs.outputs_written);
1764 }
1765 pipeline->shaders[i] = radv_shader_variant_create(device, modules[i], &nir[i], 1,
1766 pipeline->layout,
1767 keys + i, &codes[i],
1768 &code_sizes[i]);
1769 }
1770 }
1771
1772 if(modules[MESA_SHADER_GEOMETRY]) {
1773 void *gs_copy_code = NULL;
1774 unsigned gs_copy_code_size = 0;
1775 if (!pipeline->gs_copy_shader) {
1776 pipeline->gs_copy_shader = radv_create_gs_copy_shader(
1777 device, nir[MESA_SHADER_GEOMETRY], &gs_copy_code,
1778 &gs_copy_code_size,
1779 keys[MESA_SHADER_GEOMETRY].has_multiview_view_index);
1780 }
1781
1782 if (pipeline->gs_copy_shader) {
1783 void *code[MESA_SHADER_STAGES] = {0};
1784 unsigned code_size[MESA_SHADER_STAGES] = {0};
1785 struct radv_shader_variant *variants[MESA_SHADER_STAGES] = {0};
1786
1787 code[MESA_SHADER_GEOMETRY] = gs_copy_code;
1788 code_size[MESA_SHADER_GEOMETRY] = gs_copy_code_size;
1789 variants[MESA_SHADER_GEOMETRY] = pipeline->gs_copy_shader;
1790
1791 radv_pipeline_cache_insert_shaders(device, cache,
1792 gs_copy_hash,
1793 variants,
1794 (const void**)code,
1795 code_size);
1796 }
1797 free(gs_copy_code);
1798 }
1799
1800 radv_pipeline_cache_insert_shaders(device, cache, hash, pipeline->shaders,
1801 (const void**)codes, code_sizes);
1802
1803 for (int i = 0; i < MESA_SHADER_STAGES; ++i) {
1804 free(codes[i]);
1805 if (modules[i]) {
1806 if (!pipeline->device->keep_shader_info)
1807 ralloc_free(nir[i]);
1808
1809 if (radv_can_dump_shader_stats(device, modules[i]))
1810 radv_shader_dump_stats(device,
1811 pipeline->shaders[i],
1812 i, stderr);
1813 }
1814 }
1815
1816 if (fs_m.nir)
1817 ralloc_free(fs_m.nir);
1818 }
1819
1820 static uint32_t
1821 radv_pipeline_stage_to_user_data_0(struct radv_pipeline *pipeline,
1822 gl_shader_stage stage, enum chip_class chip_class)
1823 {
1824 bool has_gs = radv_pipeline_has_gs(pipeline);
1825 bool has_tess = radv_pipeline_has_tess(pipeline);
1826 switch (stage) {
1827 case MESA_SHADER_FRAGMENT:
1828 return R_00B030_SPI_SHADER_USER_DATA_PS_0;
1829 case MESA_SHADER_VERTEX:
1830 if (chip_class >= GFX9) {
1831 return has_tess ? R_00B430_SPI_SHADER_USER_DATA_LS_0 :
1832 has_gs ? R_00B330_SPI_SHADER_USER_DATA_ES_0 :
1833 R_00B130_SPI_SHADER_USER_DATA_VS_0;
1834 }
1835 if (has_tess)
1836 return R_00B530_SPI_SHADER_USER_DATA_LS_0;
1837 else
1838 return has_gs ? R_00B330_SPI_SHADER_USER_DATA_ES_0 : R_00B130_SPI_SHADER_USER_DATA_VS_0;
1839 case MESA_SHADER_GEOMETRY:
1840 return chip_class >= GFX9 ? R_00B330_SPI_SHADER_USER_DATA_ES_0 :
1841 R_00B230_SPI_SHADER_USER_DATA_GS_0;
1842 case MESA_SHADER_COMPUTE:
1843 return R_00B900_COMPUTE_USER_DATA_0;
1844 case MESA_SHADER_TESS_CTRL:
1845 return chip_class >= GFX9 ? R_00B430_SPI_SHADER_USER_DATA_LS_0 :
1846 R_00B430_SPI_SHADER_USER_DATA_HS_0;
1847 case MESA_SHADER_TESS_EVAL:
1848 if (chip_class >= GFX9) {
1849 return has_gs ? R_00B330_SPI_SHADER_USER_DATA_ES_0 :
1850 R_00B130_SPI_SHADER_USER_DATA_VS_0;
1851 }
1852 if (has_gs)
1853 return R_00B330_SPI_SHADER_USER_DATA_ES_0;
1854 else
1855 return R_00B130_SPI_SHADER_USER_DATA_VS_0;
1856 default:
1857 unreachable("unknown shader");
1858 }
1859 }
1860
1861 struct radv_bin_size_entry {
1862 unsigned bpp;
1863 VkExtent2D extent;
1864 };
1865
1866 static VkExtent2D
1867 radv_compute_bin_size(struct radv_pipeline *pipeline, const VkGraphicsPipelineCreateInfo *pCreateInfo)
1868 {
1869 static const struct radv_bin_size_entry color_size_table[][3][9] = {
1870 {
1871 /* One RB / SE */
1872 {
1873 /* One shader engine */
1874 { 0, {128, 128}},
1875 { 1, { 64, 128}},
1876 { 2, { 32, 128}},
1877 { 3, { 16, 128}},
1878 { 17, { 0, 0}},
1879 { UINT_MAX, { 0, 0}},
1880 },
1881 {
1882 /* Two shader engines */
1883 { 0, {128, 128}},
1884 { 2, { 64, 128}},
1885 { 3, { 32, 128}},
1886 { 5, { 16, 128}},
1887 { 17, { 0, 0}},
1888 { UINT_MAX, { 0, 0}},
1889 },
1890 {
1891 /* Four shader engines */
1892 { 0, {128, 128}},
1893 { 3, { 64, 128}},
1894 { 5, { 16, 128}},
1895 { 17, { 0, 0}},
1896 { UINT_MAX, { 0, 0}},
1897 },
1898 },
1899 {
1900 /* Two RB / SE */
1901 {
1902 /* One shader engine */
1903 { 0, {128, 128}},
1904 { 2, { 64, 128}},
1905 { 3, { 32, 128}},
1906 { 5, { 16, 128}},
1907 { 33, { 0, 0}},
1908 { UINT_MAX, { 0, 0}},
1909 },
1910 {
1911 /* Two shader engines */
1912 { 0, {128, 128}},
1913 { 3, { 64, 128}},
1914 { 5, { 32, 128}},
1915 { 9, { 16, 128}},
1916 { 33, { 0, 0}},
1917 { UINT_MAX, { 0, 0}},
1918 },
1919 {
1920 /* Four shader engines */
1921 { 0, {256, 256}},
1922 { 2, {128, 256}},
1923 { 3, {128, 128}},
1924 { 5, { 64, 128}},
1925 { 9, { 16, 128}},
1926 { 33, { 0, 0}},
1927 { UINT_MAX, { 0, 0}},
1928 },
1929 },
1930 {
1931 /* Four RB / SE */
1932 {
1933 /* One shader engine */
1934 { 0, {128, 256}},
1935 { 2, {128, 128}},
1936 { 3, { 64, 128}},
1937 { 5, { 32, 128}},
1938 { 9, { 16, 128}},
1939 { 33, { 0, 0}},
1940 { UINT_MAX, { 0, 0}},
1941 },
1942 {
1943 /* Two shader engines */
1944 { 0, {256, 256}},
1945 { 2, {128, 256}},
1946 { 3, {128, 128}},
1947 { 5, { 64, 128}},
1948 { 9, { 32, 128}},
1949 { 17, { 16, 128}},
1950 { 33, { 0, 0}},
1951 { UINT_MAX, { 0, 0}},
1952 },
1953 {
1954 /* Four shader engines */
1955 { 0, {256, 512}},
1956 { 2, {256, 256}},
1957 { 3, {128, 256}},
1958 { 5, {128, 128}},
1959 { 9, { 64, 128}},
1960 { 17, { 16, 128}},
1961 { 33, { 0, 0}},
1962 { UINT_MAX, { 0, 0}},
1963 },
1964 },
1965 };
1966 static const struct radv_bin_size_entry ds_size_table[][3][9] = {
1967 {
1968 // One RB / SE
1969 {
1970 // One shader engine
1971 { 0, {128, 256}},
1972 { 2, {128, 128}},
1973 { 4, { 64, 128}},
1974 { 7, { 32, 128}},
1975 { 13, { 16, 128}},
1976 { 49, { 0, 0}},
1977 { UINT_MAX, { 0, 0}},
1978 },
1979 {
1980 // Two shader engines
1981 { 0, {256, 256}},
1982 { 2, {128, 256}},
1983 { 4, {128, 128}},
1984 { 7, { 64, 128}},
1985 { 13, { 32, 128}},
1986 { 25, { 16, 128}},
1987 { 49, { 0, 0}},
1988 { UINT_MAX, { 0, 0}},
1989 },
1990 {
1991 // Four shader engines
1992 { 0, {256, 512}},
1993 { 2, {256, 256}},
1994 { 4, {128, 256}},
1995 { 7, {128, 128}},
1996 { 13, { 64, 128}},
1997 { 25, { 16, 128}},
1998 { 49, { 0, 0}},
1999 { UINT_MAX, { 0, 0}},
2000 },
2001 },
2002 {
2003 // Two RB / SE
2004 {
2005 // One shader engine
2006 { 0, {256, 256}},
2007 { 2, {128, 256}},
2008 { 4, {128, 128}},
2009 { 7, { 64, 128}},
2010 { 13, { 32, 128}},
2011 { 25, { 16, 128}},
2012 { 97, { 0, 0}},
2013 { UINT_MAX, { 0, 0}},
2014 },
2015 {
2016 // Two shader engines
2017 { 0, {256, 512}},
2018 { 2, {256, 256}},
2019 { 4, {128, 256}},
2020 { 7, {128, 128}},
2021 { 13, { 64, 128}},
2022 { 25, { 32, 128}},
2023 { 49, { 16, 128}},
2024 { 97, { 0, 0}},
2025 { UINT_MAX, { 0, 0}},
2026 },
2027 {
2028 // Four shader engines
2029 { 0, {512, 512}},
2030 { 2, {256, 512}},
2031 { 4, {256, 256}},
2032 { 7, {128, 256}},
2033 { 13, {128, 128}},
2034 { 25, { 64, 128}},
2035 { 49, { 16, 128}},
2036 { 97, { 0, 0}},
2037 { UINT_MAX, { 0, 0}},
2038 },
2039 },
2040 {
2041 // Four RB / SE
2042 {
2043 // One shader engine
2044 { 0, {256, 512}},
2045 { 2, {256, 256}},
2046 { 4, {128, 256}},
2047 { 7, {128, 128}},
2048 { 13, { 64, 128}},
2049 { 25, { 32, 128}},
2050 { 49, { 16, 128}},
2051 { UINT_MAX, { 0, 0}},
2052 },
2053 {
2054 // Two shader engines
2055 { 0, {512, 512}},
2056 { 2, {256, 512}},
2057 { 4, {256, 256}},
2058 { 7, {128, 256}},
2059 { 13, {128, 128}},
2060 { 25, { 64, 128}},
2061 { 49, { 32, 128}},
2062 { 97, { 16, 128}},
2063 { UINT_MAX, { 0, 0}},
2064 },
2065 {
2066 // Four shader engines
2067 { 0, {512, 512}},
2068 { 4, {256, 512}},
2069 { 7, {256, 256}},
2070 { 13, {128, 256}},
2071 { 25, {128, 128}},
2072 { 49, { 64, 128}},
2073 { 97, { 16, 128}},
2074 { UINT_MAX, { 0, 0}},
2075 },
2076 },
2077 };
2078
2079 RADV_FROM_HANDLE(radv_render_pass, pass, pCreateInfo->renderPass);
2080 struct radv_subpass *subpass = pass->subpasses + pCreateInfo->subpass;
2081 VkExtent2D extent = {512, 512};
2082
2083 unsigned log_num_rb_per_se =
2084 util_logbase2_ceil(pipeline->device->physical_device->rad_info.num_render_backends /
2085 pipeline->device->physical_device->rad_info.max_se);
2086 unsigned log_num_se = util_logbase2_ceil(pipeline->device->physical_device->rad_info.max_se);
2087
2088 unsigned total_samples = 1u << G_028BE0_MSAA_NUM_SAMPLES(pipeline->graphics.ms.pa_sc_mode_cntl_1);
2089 unsigned ps_iter_samples = 1u << G_028804_PS_ITER_SAMPLES(pipeline->graphics.ms.db_eqaa);
2090 unsigned effective_samples = total_samples;
2091 unsigned color_bytes_per_pixel = 0;
2092
2093 const VkPipelineColorBlendStateCreateInfo *vkblend = pCreateInfo->pColorBlendState;
2094 if (vkblend) {
2095 for (unsigned i = 0; i < subpass->color_count; i++) {
2096 if (!vkblend->pAttachments[i].colorWriteMask)
2097 continue;
2098
2099 if (subpass->color_attachments[i].attachment == VK_ATTACHMENT_UNUSED)
2100 continue;
2101
2102 VkFormat format = pass->attachments[subpass->color_attachments[i].attachment].format;
2103 color_bytes_per_pixel += vk_format_get_blocksize(format);
2104 }
2105
2106 /* MSAA images typically don't use all samples all the time. */
2107 if (effective_samples >= 2 && ps_iter_samples <= 1)
2108 effective_samples = 2;
2109 color_bytes_per_pixel *= effective_samples;
2110 }
2111
2112 const struct radv_bin_size_entry *color_entry = color_size_table[log_num_rb_per_se][log_num_se];
2113 while(color_entry->bpp <= color_bytes_per_pixel)
2114 ++color_entry;
2115
2116 extent = color_entry->extent;
2117
2118 if (subpass->depth_stencil_attachment.attachment != VK_ATTACHMENT_UNUSED) {
2119 struct radv_render_pass_attachment *attachment = pass->attachments + subpass->depth_stencil_attachment.attachment;
2120
2121 /* Coefficients taken from AMDVLK */
2122 unsigned depth_coeff = vk_format_is_depth(attachment->format) ? 5 : 0;
2123 unsigned stencil_coeff = vk_format_is_stencil(attachment->format) ? 1 : 0;
2124 unsigned ds_bytes_per_pixel = 4 * (depth_coeff + stencil_coeff) * total_samples;
2125
2126 const struct radv_bin_size_entry *ds_entry = ds_size_table[log_num_rb_per_se][log_num_se];
2127 while(ds_entry->bpp <= ds_bytes_per_pixel)
2128 ++ds_entry;
2129
2130 extent.width = MIN2(extent.width, ds_entry->extent.width);
2131 extent.height = MIN2(extent.height, ds_entry->extent.height);
2132 }
2133
2134 return extent;
2135 }
2136
2137 static void
2138 radv_pipeline_generate_binning_state(struct radeon_winsys_cs *cs,
2139 struct radv_pipeline *pipeline,
2140 const VkGraphicsPipelineCreateInfo *pCreateInfo)
2141 {
2142 if (pipeline->device->physical_device->rad_info.chip_class < GFX9)
2143 return;
2144
2145 uint32_t pa_sc_binner_cntl_0 =
2146 S_028C44_BINNING_MODE(V_028C44_DISABLE_BINNING_USE_LEGACY_SC) |
2147 S_028C44_DISABLE_START_OF_PRIM(1);
2148 uint32_t db_dfsm_control = S_028060_PUNCHOUT_MODE(V_028060_FORCE_OFF);
2149
2150 VkExtent2D bin_size = radv_compute_bin_size(pipeline, pCreateInfo);
2151
2152 unsigned context_states_per_bin; /* allowed range: [1, 6] */
2153 unsigned persistent_states_per_bin; /* allowed range: [1, 32] */
2154 unsigned fpovs_per_batch; /* allowed range: [0, 255], 0 = unlimited */
2155
2156 switch (pipeline->device->physical_device->rad_info.family) {
2157 case CHIP_VEGA10:
2158 case CHIP_VEGA12:
2159 context_states_per_bin = 1;
2160 persistent_states_per_bin = 1;
2161 fpovs_per_batch = 63;
2162 break;
2163 case CHIP_RAVEN:
2164 context_states_per_bin = 6;
2165 persistent_states_per_bin = 32;
2166 fpovs_per_batch = 63;
2167 break;
2168 default:
2169 unreachable("unhandled family while determining binning state.");
2170 }
2171
2172 if (pipeline->device->pbb_allowed && bin_size.width && bin_size.height) {
2173 pa_sc_binner_cntl_0 =
2174 S_028C44_BINNING_MODE(V_028C44_BINNING_ALLOWED) |
2175 S_028C44_BIN_SIZE_X(bin_size.width == 16) |
2176 S_028C44_BIN_SIZE_Y(bin_size.height == 16) |
2177 S_028C44_BIN_SIZE_X_EXTEND(util_logbase2(MAX2(bin_size.width, 32)) - 5) |
2178 S_028C44_BIN_SIZE_Y_EXTEND(util_logbase2(MAX2(bin_size.height, 32)) - 5) |
2179 S_028C44_CONTEXT_STATES_PER_BIN(context_states_per_bin - 1) |
2180 S_028C44_PERSISTENT_STATES_PER_BIN(persistent_states_per_bin - 1) |
2181 S_028C44_DISABLE_START_OF_PRIM(1) |
2182 S_028C44_FPOVS_PER_BATCH(fpovs_per_batch) |
2183 S_028C44_OPTIMAL_BIN_SELECTION(1);
2184 }
2185
2186 radeon_set_context_reg(cs, R_028C44_PA_SC_BINNER_CNTL_0,
2187 pa_sc_binner_cntl_0);
2188 radeon_set_context_reg(cs, R_028060_DB_DFSM_CONTROL,
2189 db_dfsm_control);
2190 }
2191
2192
2193 static void
2194 radv_pipeline_generate_depth_stencil_state(struct radeon_winsys_cs *cs,
2195 struct radv_pipeline *pipeline,
2196 const VkGraphicsPipelineCreateInfo *pCreateInfo,
2197 const struct radv_graphics_pipeline_create_info *extra)
2198 {
2199 const VkPipelineDepthStencilStateCreateInfo *vkds = pCreateInfo->pDepthStencilState;
2200 RADV_FROM_HANDLE(radv_render_pass, pass, pCreateInfo->renderPass);
2201 struct radv_subpass *subpass = pass->subpasses + pCreateInfo->subpass;
2202 struct radv_shader_variant *ps = pipeline->shaders[MESA_SHADER_FRAGMENT];
2203 struct radv_render_pass_attachment *attachment = NULL;
2204 uint32_t db_depth_control = 0, db_stencil_control = 0;
2205 uint32_t db_render_control = 0, db_render_override2 = 0;
2206 uint32_t db_render_override = 0;
2207
2208 if (subpass->depth_stencil_attachment.attachment != VK_ATTACHMENT_UNUSED)
2209 attachment = pass->attachments + subpass->depth_stencil_attachment.attachment;
2210
2211 bool has_depth_attachment = attachment && vk_format_is_depth(attachment->format);
2212 bool has_stencil_attachment = attachment && vk_format_is_stencil(attachment->format);
2213
2214 if (vkds && has_depth_attachment) {
2215 db_depth_control = S_028800_Z_ENABLE(vkds->depthTestEnable ? 1 : 0) |
2216 S_028800_Z_WRITE_ENABLE(vkds->depthWriteEnable ? 1 : 0) |
2217 S_028800_ZFUNC(vkds->depthCompareOp) |
2218 S_028800_DEPTH_BOUNDS_ENABLE(vkds->depthBoundsTestEnable ? 1 : 0);
2219
2220 /* from amdvlk: For 4xAA and 8xAA need to decompress on flush for better performance */
2221 db_render_override2 |= S_028010_DECOMPRESS_Z_ON_FLUSH(attachment->samples > 2);
2222 }
2223
2224 if (has_stencil_attachment && vkds && vkds->stencilTestEnable) {
2225 db_depth_control |= S_028800_STENCIL_ENABLE(1) | S_028800_BACKFACE_ENABLE(1);
2226 db_depth_control |= S_028800_STENCILFUNC(vkds->front.compareOp);
2227 db_stencil_control |= S_02842C_STENCILFAIL(si_translate_stencil_op(vkds->front.failOp));
2228 db_stencil_control |= S_02842C_STENCILZPASS(si_translate_stencil_op(vkds->front.passOp));
2229 db_stencil_control |= S_02842C_STENCILZFAIL(si_translate_stencil_op(vkds->front.depthFailOp));
2230
2231 db_depth_control |= S_028800_STENCILFUNC_BF(vkds->back.compareOp);
2232 db_stencil_control |= S_02842C_STENCILFAIL_BF(si_translate_stencil_op(vkds->back.failOp));
2233 db_stencil_control |= S_02842C_STENCILZPASS_BF(si_translate_stencil_op(vkds->back.passOp));
2234 db_stencil_control |= S_02842C_STENCILZFAIL_BF(si_translate_stencil_op(vkds->back.depthFailOp));
2235 }
2236
2237 if (attachment && extra) {
2238 db_render_control |= S_028000_DEPTH_CLEAR_ENABLE(extra->db_depth_clear);
2239 db_render_control |= S_028000_STENCIL_CLEAR_ENABLE(extra->db_stencil_clear);
2240
2241 db_render_control |= S_028000_RESUMMARIZE_ENABLE(extra->db_resummarize);
2242 db_render_control |= S_028000_DEPTH_COMPRESS_DISABLE(extra->db_flush_depth_inplace);
2243 db_render_control |= S_028000_STENCIL_COMPRESS_DISABLE(extra->db_flush_stencil_inplace);
2244 db_render_override2 |= S_028010_DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION(extra->db_depth_disable_expclear);
2245 db_render_override2 |= S_028010_DISABLE_SMEM_EXPCLEAR_OPTIMIZATION(extra->db_stencil_disable_expclear);
2246 }
2247
2248 db_render_override |= S_02800C_FORCE_HIS_ENABLE0(V_02800C_FORCE_DISABLE) |
2249 S_02800C_FORCE_HIS_ENABLE1(V_02800C_FORCE_DISABLE);
2250
2251 if (pipeline->device->enabled_extensions.EXT_depth_range_unrestricted &&
2252 !pCreateInfo->pRasterizationState->depthClampEnable &&
2253 ps->info.info.ps.writes_z) {
2254 /* From VK_EXT_depth_range_unrestricted spec:
2255 *
2256 * "The behavior described in Primitive Clipping still applies.
2257 * If depth clamping is disabled the depth values are still
2258 * clipped to 0 ≤ zc ≤ wc before the viewport transform. If
2259 * depth clamping is enabled the above equation is ignored and
2260 * the depth values are instead clamped to the VkViewport
2261 * minDepth and maxDepth values, which in the case of this
2262 * extension can be outside of the 0.0 to 1.0 range."
2263 */
2264 db_render_override |= S_02800C_DISABLE_VIEWPORT_CLAMP(1);
2265 }
2266
2267 radeon_set_context_reg(cs, R_028800_DB_DEPTH_CONTROL, db_depth_control);
2268 radeon_set_context_reg(cs, R_02842C_DB_STENCIL_CONTROL, db_stencil_control);
2269
2270 radeon_set_context_reg(cs, R_028000_DB_RENDER_CONTROL, db_render_control);
2271 radeon_set_context_reg(cs, R_02800C_DB_RENDER_OVERRIDE, db_render_override);
2272 radeon_set_context_reg(cs, R_028010_DB_RENDER_OVERRIDE2, db_render_override2);
2273 }
2274
2275 static void
2276 radv_pipeline_generate_blend_state(struct radeon_winsys_cs *cs,
2277 struct radv_pipeline *pipeline,
2278 const struct radv_blend_state *blend)
2279 {
2280 radeon_set_context_reg_seq(cs, R_028780_CB_BLEND0_CONTROL, 8);
2281 radeon_emit_array(cs, blend->cb_blend_control,
2282 8);
2283 radeon_set_context_reg(cs, R_028808_CB_COLOR_CONTROL, blend->cb_color_control);
2284 radeon_set_context_reg(cs, R_028B70_DB_ALPHA_TO_MASK, blend->db_alpha_to_mask);
2285
2286 if (pipeline->device->physical_device->has_rbplus) {
2287
2288 radeon_set_context_reg_seq(cs, R_028760_SX_MRT0_BLEND_OPT, 8);
2289 radeon_emit_array(cs, blend->sx_mrt_blend_opt, 8);
2290
2291 radeon_set_context_reg_seq(cs, R_028754_SX_PS_DOWNCONVERT, 3);
2292 radeon_emit(cs, 0); /* R_028754_SX_PS_DOWNCONVERT */
2293 radeon_emit(cs, 0); /* R_028758_SX_BLEND_OPT_EPSILON */
2294 radeon_emit(cs, 0); /* R_02875C_SX_BLEND_OPT_CONTROL */
2295 }
2296
2297 radeon_set_context_reg(cs, R_028714_SPI_SHADER_COL_FORMAT, blend->spi_shader_col_format);
2298
2299 radeon_set_context_reg(cs, R_028238_CB_TARGET_MASK, blend->cb_target_mask);
2300 radeon_set_context_reg(cs, R_02823C_CB_SHADER_MASK, blend->cb_shader_mask);
2301 }
2302
2303
2304 static void
2305 radv_pipeline_generate_raster_state(struct radeon_winsys_cs *cs,
2306 const VkGraphicsPipelineCreateInfo *pCreateInfo)
2307 {
2308 const VkPipelineRasterizationStateCreateInfo *vkraster = pCreateInfo->pRasterizationState;
2309
2310 radeon_set_context_reg(cs, R_028810_PA_CL_CLIP_CNTL,
2311 S_028810_PS_UCP_MODE(3) |
2312 S_028810_DX_CLIP_SPACE_DEF(1) | // vulkan uses DX conventions.
2313 S_028810_ZCLIP_NEAR_DISABLE(vkraster->depthClampEnable ? 1 : 0) |
2314 S_028810_ZCLIP_FAR_DISABLE(vkraster->depthClampEnable ? 1 : 0) |
2315 S_028810_DX_RASTERIZATION_KILL(vkraster->rasterizerDiscardEnable ? 1 : 0) |
2316 S_028810_DX_LINEAR_ATTR_CLIP_ENA(1));
2317
2318 radeon_set_context_reg(cs, R_0286D4_SPI_INTERP_CONTROL_0,
2319 S_0286D4_FLAT_SHADE_ENA(1) |
2320 S_0286D4_PNT_SPRITE_ENA(1) |
2321 S_0286D4_PNT_SPRITE_OVRD_X(V_0286D4_SPI_PNT_SPRITE_SEL_S) |
2322 S_0286D4_PNT_SPRITE_OVRD_Y(V_0286D4_SPI_PNT_SPRITE_SEL_T) |
2323 S_0286D4_PNT_SPRITE_OVRD_Z(V_0286D4_SPI_PNT_SPRITE_SEL_0) |
2324 S_0286D4_PNT_SPRITE_OVRD_W(V_0286D4_SPI_PNT_SPRITE_SEL_1) |
2325 S_0286D4_PNT_SPRITE_TOP_1(0)); /* vulkan is top to bottom - 1.0 at bottom */
2326
2327 radeon_set_context_reg(cs, R_028BE4_PA_SU_VTX_CNTL,
2328 S_028BE4_PIX_CENTER(1) | // TODO verify
2329 S_028BE4_ROUND_MODE(V_028BE4_X_ROUND_TO_EVEN) |
2330 S_028BE4_QUANT_MODE(V_028BE4_X_16_8_FIXED_POINT_1_256TH));
2331
2332 radeon_set_context_reg(cs, R_028814_PA_SU_SC_MODE_CNTL,
2333 S_028814_FACE(vkraster->frontFace) |
2334 S_028814_CULL_FRONT(!!(vkraster->cullMode & VK_CULL_MODE_FRONT_BIT)) |
2335 S_028814_CULL_BACK(!!(vkraster->cullMode & VK_CULL_MODE_BACK_BIT)) |
2336 S_028814_POLY_MODE(vkraster->polygonMode != VK_POLYGON_MODE_FILL) |
2337 S_028814_POLYMODE_FRONT_PTYPE(si_translate_fill(vkraster->polygonMode)) |
2338 S_028814_POLYMODE_BACK_PTYPE(si_translate_fill(vkraster->polygonMode)) |
2339 S_028814_POLY_OFFSET_FRONT_ENABLE(vkraster->depthBiasEnable ? 1 : 0) |
2340 S_028814_POLY_OFFSET_BACK_ENABLE(vkraster->depthBiasEnable ? 1 : 0) |
2341 S_028814_POLY_OFFSET_PARA_ENABLE(vkraster->depthBiasEnable ? 1 : 0));
2342 }
2343
2344
2345 static void
2346 radv_pipeline_generate_multisample_state(struct radeon_winsys_cs *cs,
2347 struct radv_pipeline *pipeline)
2348 {
2349 struct radv_multisample_state *ms = &pipeline->graphics.ms;
2350
2351 radeon_set_context_reg_seq(cs, R_028C38_PA_SC_AA_MASK_X0Y0_X1Y0, 2);
2352 radeon_emit(cs, ms->pa_sc_aa_mask[0]);
2353 radeon_emit(cs, ms->pa_sc_aa_mask[1]);
2354
2355 radeon_set_context_reg(cs, R_028804_DB_EQAA, ms->db_eqaa);
2356 radeon_set_context_reg(cs, R_028A4C_PA_SC_MODE_CNTL_1, ms->pa_sc_mode_cntl_1);
2357
2358 if (pipeline->shaders[MESA_SHADER_FRAGMENT]->info.info.ps.needs_sample_positions) {
2359 uint32_t offset;
2360 struct radv_userdata_info *loc = radv_lookup_user_sgpr(pipeline, MESA_SHADER_FRAGMENT, AC_UD_PS_SAMPLE_POS_OFFSET);
2361 uint32_t base_reg = pipeline->user_data_0[MESA_SHADER_FRAGMENT];
2362 if (loc->sgpr_idx == -1)
2363 return;
2364 assert(loc->num_sgprs == 1);
2365 assert(!loc->indirect);
2366 switch (pipeline->graphics.ms.num_samples) {
2367 default:
2368 offset = 0;
2369 break;
2370 case 2:
2371 offset = 1;
2372 break;
2373 case 4:
2374 offset = 3;
2375 break;
2376 case 8:
2377 offset = 7;
2378 break;
2379 case 16:
2380 offset = 15;
2381 break;
2382 }
2383
2384 radeon_set_sh_reg(cs, base_reg + loc->sgpr_idx * 4, offset);
2385 }
2386 }
2387
2388 static void
2389 radv_pipeline_generate_vgt_gs_mode(struct radeon_winsys_cs *cs,
2390 const struct radv_pipeline *pipeline)
2391 {
2392 const struct radv_vs_output_info *outinfo = get_vs_output_info(pipeline);
2393
2394 uint32_t vgt_primitiveid_en = false;
2395 uint32_t vgt_gs_mode = 0;
2396
2397 if (radv_pipeline_has_gs(pipeline)) {
2398 const struct radv_shader_variant *gs =
2399 pipeline->shaders[MESA_SHADER_GEOMETRY];
2400
2401 vgt_gs_mode = ac_vgt_gs_mode(gs->info.gs.vertices_out,
2402 pipeline->device->physical_device->rad_info.chip_class);
2403 } else if (outinfo->export_prim_id) {
2404 vgt_gs_mode = S_028A40_MODE(V_028A40_GS_SCENARIO_A);
2405 vgt_primitiveid_en = true;
2406 }
2407
2408 radeon_set_context_reg(cs, R_028A84_VGT_PRIMITIVEID_EN, vgt_primitiveid_en);
2409 radeon_set_context_reg(cs, R_028A40_VGT_GS_MODE, vgt_gs_mode);
2410 }
2411
2412 static void
2413 radv_pipeline_generate_hw_vs(struct radeon_winsys_cs *cs,
2414 struct radv_pipeline *pipeline,
2415 struct radv_shader_variant *shader)
2416 {
2417 uint64_t va = radv_buffer_get_va(shader->bo) + shader->bo_offset;
2418
2419 radeon_set_sh_reg_seq(cs, R_00B120_SPI_SHADER_PGM_LO_VS, 4);
2420 radeon_emit(cs, va >> 8);
2421 radeon_emit(cs, S_00B124_MEM_BASE(va >> 40));
2422 radeon_emit(cs, shader->rsrc1);
2423 radeon_emit(cs, shader->rsrc2);
2424
2425 const struct radv_vs_output_info *outinfo = get_vs_output_info(pipeline);
2426 unsigned clip_dist_mask, cull_dist_mask, total_mask;
2427 clip_dist_mask = outinfo->clip_dist_mask;
2428 cull_dist_mask = outinfo->cull_dist_mask;
2429 total_mask = clip_dist_mask | cull_dist_mask;
2430 bool misc_vec_ena = outinfo->writes_pointsize ||
2431 outinfo->writes_layer ||
2432 outinfo->writes_viewport_index;
2433
2434 radeon_set_context_reg(cs, R_0286C4_SPI_VS_OUT_CONFIG,
2435 S_0286C4_VS_EXPORT_COUNT(MAX2(1, outinfo->param_exports) - 1));
2436
2437 radeon_set_context_reg(cs, R_02870C_SPI_SHADER_POS_FORMAT,
2438 S_02870C_POS0_EXPORT_FORMAT(V_02870C_SPI_SHADER_4COMP) |
2439 S_02870C_POS1_EXPORT_FORMAT(outinfo->pos_exports > 1 ?
2440 V_02870C_SPI_SHADER_4COMP :
2441 V_02870C_SPI_SHADER_NONE) |
2442 S_02870C_POS2_EXPORT_FORMAT(outinfo->pos_exports > 2 ?
2443 V_02870C_SPI_SHADER_4COMP :
2444 V_02870C_SPI_SHADER_NONE) |
2445 S_02870C_POS3_EXPORT_FORMAT(outinfo->pos_exports > 3 ?
2446 V_02870C_SPI_SHADER_4COMP :
2447 V_02870C_SPI_SHADER_NONE));
2448
2449 radeon_set_context_reg(cs, R_028818_PA_CL_VTE_CNTL,
2450 S_028818_VTX_W0_FMT(1) |
2451 S_028818_VPORT_X_SCALE_ENA(1) | S_028818_VPORT_X_OFFSET_ENA(1) |
2452 S_028818_VPORT_Y_SCALE_ENA(1) | S_028818_VPORT_Y_OFFSET_ENA(1) |
2453 S_028818_VPORT_Z_SCALE_ENA(1) | S_028818_VPORT_Z_OFFSET_ENA(1));
2454
2455 radeon_set_context_reg(cs, R_02881C_PA_CL_VS_OUT_CNTL,
2456 S_02881C_USE_VTX_POINT_SIZE(outinfo->writes_pointsize) |
2457 S_02881C_USE_VTX_RENDER_TARGET_INDX(outinfo->writes_layer) |
2458 S_02881C_USE_VTX_VIEWPORT_INDX(outinfo->writes_viewport_index) |
2459 S_02881C_VS_OUT_MISC_VEC_ENA(misc_vec_ena) |
2460 S_02881C_VS_OUT_MISC_SIDE_BUS_ENA(misc_vec_ena) |
2461 S_02881C_VS_OUT_CCDIST0_VEC_ENA((total_mask & 0x0f) != 0) |
2462 S_02881C_VS_OUT_CCDIST1_VEC_ENA((total_mask & 0xf0) != 0) |
2463 cull_dist_mask << 8 |
2464 clip_dist_mask);
2465
2466 if (pipeline->device->physical_device->rad_info.chip_class <= VI)
2467 radeon_set_context_reg(cs, R_028AB4_VGT_REUSE_OFF,
2468 outinfo->writes_viewport_index);
2469 }
2470
2471 static void
2472 radv_pipeline_generate_hw_es(struct radeon_winsys_cs *cs,
2473 struct radv_pipeline *pipeline,
2474 struct radv_shader_variant *shader)
2475 {
2476 uint64_t va = radv_buffer_get_va(shader->bo) + shader->bo_offset;
2477
2478 radeon_set_sh_reg_seq(cs, R_00B320_SPI_SHADER_PGM_LO_ES, 4);
2479 radeon_emit(cs, va >> 8);
2480 radeon_emit(cs, S_00B324_MEM_BASE(va >> 40));
2481 radeon_emit(cs, shader->rsrc1);
2482 radeon_emit(cs, shader->rsrc2);
2483 }
2484
2485 static void
2486 radv_pipeline_generate_hw_ls(struct radeon_winsys_cs *cs,
2487 struct radv_pipeline *pipeline,
2488 struct radv_shader_variant *shader,
2489 const struct radv_tessellation_state *tess)
2490 {
2491 uint64_t va = radv_buffer_get_va(shader->bo) + shader->bo_offset;
2492 uint32_t rsrc2 = shader->rsrc2;
2493
2494 radeon_set_sh_reg_seq(cs, R_00B520_SPI_SHADER_PGM_LO_LS, 2);
2495 radeon_emit(cs, va >> 8);
2496 radeon_emit(cs, S_00B524_MEM_BASE(va >> 40));
2497
2498 rsrc2 |= S_00B52C_LDS_SIZE(tess->lds_size);
2499 if (pipeline->device->physical_device->rad_info.chip_class == CIK &&
2500 pipeline->device->physical_device->rad_info.family != CHIP_HAWAII)
2501 radeon_set_sh_reg(cs, R_00B52C_SPI_SHADER_PGM_RSRC2_LS, rsrc2);
2502
2503 radeon_set_sh_reg_seq(cs, R_00B528_SPI_SHADER_PGM_RSRC1_LS, 2);
2504 radeon_emit(cs, shader->rsrc1);
2505 radeon_emit(cs, rsrc2);
2506 }
2507
2508 static void
2509 radv_pipeline_generate_hw_hs(struct radeon_winsys_cs *cs,
2510 struct radv_pipeline *pipeline,
2511 struct radv_shader_variant *shader,
2512 const struct radv_tessellation_state *tess)
2513 {
2514 uint64_t va = radv_buffer_get_va(shader->bo) + shader->bo_offset;
2515
2516 if (pipeline->device->physical_device->rad_info.chip_class >= GFX9) {
2517 radeon_set_sh_reg_seq(cs, R_00B410_SPI_SHADER_PGM_LO_LS, 2);
2518 radeon_emit(cs, va >> 8);
2519 radeon_emit(cs, S_00B414_MEM_BASE(va >> 40));
2520
2521 radeon_set_sh_reg_seq(cs, R_00B428_SPI_SHADER_PGM_RSRC1_HS, 2);
2522 radeon_emit(cs, shader->rsrc1);
2523 radeon_emit(cs, shader->rsrc2 |
2524 S_00B42C_LDS_SIZE(tess->lds_size));
2525 } else {
2526 radeon_set_sh_reg_seq(cs, R_00B420_SPI_SHADER_PGM_LO_HS, 4);
2527 radeon_emit(cs, va >> 8);
2528 radeon_emit(cs, S_00B424_MEM_BASE(va >> 40));
2529 radeon_emit(cs, shader->rsrc1);
2530 radeon_emit(cs, shader->rsrc2);
2531 }
2532 }
2533
2534 static void
2535 radv_pipeline_generate_vertex_shader(struct radeon_winsys_cs *cs,
2536 struct radv_pipeline *pipeline,
2537 const struct radv_tessellation_state *tess)
2538 {
2539 struct radv_shader_variant *vs;
2540
2541 /* Skip shaders merged into HS/GS */
2542 vs = pipeline->shaders[MESA_SHADER_VERTEX];
2543 if (!vs)
2544 return;
2545
2546 if (vs->info.vs.as_ls)
2547 radv_pipeline_generate_hw_ls(cs, pipeline, vs, tess);
2548 else if (vs->info.vs.as_es)
2549 radv_pipeline_generate_hw_es(cs, pipeline, vs);
2550 else
2551 radv_pipeline_generate_hw_vs(cs, pipeline, vs);
2552 }
2553
2554 static void
2555 radv_pipeline_generate_tess_shaders(struct radeon_winsys_cs *cs,
2556 struct radv_pipeline *pipeline,
2557 const struct radv_tessellation_state *tess)
2558 {
2559 if (!radv_pipeline_has_tess(pipeline))
2560 return;
2561
2562 struct radv_shader_variant *tes, *tcs;
2563
2564 tcs = pipeline->shaders[MESA_SHADER_TESS_CTRL];
2565 tes = pipeline->shaders[MESA_SHADER_TESS_EVAL];
2566
2567 if (tes) {
2568 if (tes->info.tes.as_es)
2569 radv_pipeline_generate_hw_es(cs, pipeline, tes);
2570 else
2571 radv_pipeline_generate_hw_vs(cs, pipeline, tes);
2572 }
2573
2574 radv_pipeline_generate_hw_hs(cs, pipeline, tcs, tess);
2575
2576 radeon_set_context_reg(cs, R_028B6C_VGT_TF_PARAM,
2577 tess->tf_param);
2578
2579 if (pipeline->device->physical_device->rad_info.chip_class >= CIK)
2580 radeon_set_context_reg_idx(cs, R_028B58_VGT_LS_HS_CONFIG, 2,
2581 tess->ls_hs_config);
2582 else
2583 radeon_set_context_reg(cs, R_028B58_VGT_LS_HS_CONFIG,
2584 tess->ls_hs_config);
2585 }
2586
2587 static void
2588 radv_pipeline_generate_geometry_shader(struct radeon_winsys_cs *cs,
2589 struct radv_pipeline *pipeline,
2590 const struct radv_gs_state *gs_state)
2591 {
2592 struct radv_shader_variant *gs;
2593 uint64_t va;
2594
2595 gs = pipeline->shaders[MESA_SHADER_GEOMETRY];
2596 if (!gs)
2597 return;
2598
2599 uint32_t gsvs_itemsize = gs->info.gs.max_gsvs_emit_size >> 2;
2600
2601 radeon_set_context_reg_seq(cs, R_028A60_VGT_GSVS_RING_OFFSET_1, 3);
2602 radeon_emit(cs, gsvs_itemsize);
2603 radeon_emit(cs, gsvs_itemsize);
2604 radeon_emit(cs, gsvs_itemsize);
2605
2606 radeon_set_context_reg(cs, R_028AB0_VGT_GSVS_RING_ITEMSIZE, gsvs_itemsize);
2607
2608 radeon_set_context_reg(cs, R_028B38_VGT_GS_MAX_VERT_OUT, gs->info.gs.vertices_out);
2609
2610 uint32_t gs_vert_itemsize = gs->info.gs.gsvs_vertex_size;
2611 radeon_set_context_reg_seq(cs, R_028B5C_VGT_GS_VERT_ITEMSIZE, 4);
2612 radeon_emit(cs, gs_vert_itemsize >> 2);
2613 radeon_emit(cs, 0);
2614 radeon_emit(cs, 0);
2615 radeon_emit(cs, 0);
2616
2617 uint32_t gs_num_invocations = gs->info.gs.invocations;
2618 radeon_set_context_reg(cs, R_028B90_VGT_GS_INSTANCE_CNT,
2619 S_028B90_CNT(MIN2(gs_num_invocations, 127)) |
2620 S_028B90_ENABLE(gs_num_invocations > 0));
2621
2622 radeon_set_context_reg(cs, R_028AAC_VGT_ESGS_RING_ITEMSIZE,
2623 gs_state->vgt_esgs_ring_itemsize);
2624
2625 va = radv_buffer_get_va(gs->bo) + gs->bo_offset;
2626
2627 if (pipeline->device->physical_device->rad_info.chip_class >= GFX9) {
2628 radeon_set_sh_reg_seq(cs, R_00B210_SPI_SHADER_PGM_LO_ES, 2);
2629 radeon_emit(cs, va >> 8);
2630 radeon_emit(cs, S_00B214_MEM_BASE(va >> 40));
2631
2632 radeon_set_sh_reg_seq(cs, R_00B228_SPI_SHADER_PGM_RSRC1_GS, 2);
2633 radeon_emit(cs, gs->rsrc1);
2634 radeon_emit(cs, gs->rsrc2 | S_00B22C_LDS_SIZE(gs_state->lds_size));
2635
2636 radeon_set_context_reg(cs, R_028A44_VGT_GS_ONCHIP_CNTL, gs_state->vgt_gs_onchip_cntl);
2637 radeon_set_context_reg(cs, R_028A94_VGT_GS_MAX_PRIMS_PER_SUBGROUP, gs_state->vgt_gs_max_prims_per_subgroup);
2638 } else {
2639 radeon_set_sh_reg_seq(cs, R_00B220_SPI_SHADER_PGM_LO_GS, 4);
2640 radeon_emit(cs, va >> 8);
2641 radeon_emit(cs, S_00B224_MEM_BASE(va >> 40));
2642 radeon_emit(cs, gs->rsrc1);
2643 radeon_emit(cs, gs->rsrc2);
2644 }
2645
2646 radv_pipeline_generate_hw_vs(cs, pipeline, pipeline->gs_copy_shader);
2647 }
2648
2649 static uint32_t offset_to_ps_input(uint32_t offset, bool flat_shade)
2650 {
2651 uint32_t ps_input_cntl;
2652 if (offset <= AC_EXP_PARAM_OFFSET_31) {
2653 ps_input_cntl = S_028644_OFFSET(offset);
2654 if (flat_shade)
2655 ps_input_cntl |= S_028644_FLAT_SHADE(1);
2656 } else {
2657 /* The input is a DEFAULT_VAL constant. */
2658 assert(offset >= AC_EXP_PARAM_DEFAULT_VAL_0000 &&
2659 offset <= AC_EXP_PARAM_DEFAULT_VAL_1111);
2660 offset -= AC_EXP_PARAM_DEFAULT_VAL_0000;
2661 ps_input_cntl = S_028644_OFFSET(0x20) |
2662 S_028644_DEFAULT_VAL(offset);
2663 }
2664 return ps_input_cntl;
2665 }
2666
2667 static void
2668 radv_pipeline_generate_ps_inputs(struct radeon_winsys_cs *cs,
2669 struct radv_pipeline *pipeline)
2670 {
2671 struct radv_shader_variant *ps = pipeline->shaders[MESA_SHADER_FRAGMENT];
2672 const struct radv_vs_output_info *outinfo = get_vs_output_info(pipeline);
2673 uint32_t ps_input_cntl[32];
2674
2675 unsigned ps_offset = 0;
2676
2677 if (ps->info.info.ps.prim_id_input) {
2678 unsigned vs_offset = outinfo->vs_output_param_offset[VARYING_SLOT_PRIMITIVE_ID];
2679 if (vs_offset != AC_EXP_PARAM_UNDEFINED) {
2680 ps_input_cntl[ps_offset] = offset_to_ps_input(vs_offset, true);
2681 ++ps_offset;
2682 }
2683 }
2684
2685 if (ps->info.info.ps.layer_input ||
2686 ps->info.info.ps.uses_input_attachments ||
2687 ps->info.info.needs_multiview_view_index) {
2688 unsigned vs_offset = outinfo->vs_output_param_offset[VARYING_SLOT_LAYER];
2689 if (vs_offset != AC_EXP_PARAM_UNDEFINED)
2690 ps_input_cntl[ps_offset] = offset_to_ps_input(vs_offset, true);
2691 else
2692 ps_input_cntl[ps_offset] = offset_to_ps_input(AC_EXP_PARAM_DEFAULT_VAL_0000, true);
2693 ++ps_offset;
2694 }
2695
2696 if (ps->info.info.ps.has_pcoord) {
2697 unsigned val;
2698 val = S_028644_PT_SPRITE_TEX(1) | S_028644_OFFSET(0x20);
2699 ps_input_cntl[ps_offset] = val;
2700 ps_offset++;
2701 }
2702
2703 for (unsigned i = 0; i < 32 && (1u << i) <= ps->info.fs.input_mask; ++i) {
2704 unsigned vs_offset;
2705 bool flat_shade;
2706 if (!(ps->info.fs.input_mask & (1u << i)))
2707 continue;
2708
2709 vs_offset = outinfo->vs_output_param_offset[VARYING_SLOT_VAR0 + i];
2710 if (vs_offset == AC_EXP_PARAM_UNDEFINED) {
2711 ps_input_cntl[ps_offset] = S_028644_OFFSET(0x20);
2712 ++ps_offset;
2713 continue;
2714 }
2715
2716 flat_shade = !!(ps->info.fs.flat_shaded_mask & (1u << ps_offset));
2717
2718 ps_input_cntl[ps_offset] = offset_to_ps_input(vs_offset, flat_shade);
2719 ++ps_offset;
2720 }
2721
2722 if (ps_offset) {
2723 radeon_set_context_reg_seq(cs, R_028644_SPI_PS_INPUT_CNTL_0, ps_offset);
2724 for (unsigned i = 0; i < ps_offset; i++) {
2725 radeon_emit(cs, ps_input_cntl[i]);
2726 }
2727 }
2728 }
2729
2730 static uint32_t
2731 radv_compute_db_shader_control(const struct radv_device *device,
2732 const struct radv_shader_variant *ps)
2733 {
2734 unsigned z_order;
2735 if (ps->info.fs.early_fragment_test || !ps->info.info.ps.writes_memory)
2736 z_order = V_02880C_EARLY_Z_THEN_LATE_Z;
2737 else
2738 z_order = V_02880C_LATE_Z;
2739
2740 return S_02880C_Z_EXPORT_ENABLE(ps->info.info.ps.writes_z) |
2741 S_02880C_STENCIL_TEST_VAL_EXPORT_ENABLE(ps->info.info.ps.writes_stencil) |
2742 S_02880C_KILL_ENABLE(!!ps->info.fs.can_discard) |
2743 S_02880C_MASK_EXPORT_ENABLE(ps->info.info.ps.writes_sample_mask) |
2744 S_02880C_Z_ORDER(z_order) |
2745 S_02880C_DEPTH_BEFORE_SHADER(ps->info.fs.early_fragment_test) |
2746 S_02880C_EXEC_ON_HIER_FAIL(ps->info.info.ps.writes_memory) |
2747 S_02880C_EXEC_ON_NOOP(ps->info.info.ps.writes_memory) |
2748 S_02880C_DUAL_QUAD_DISABLE(!!device->physical_device->has_rbplus);
2749 }
2750
2751 static void
2752 radv_pipeline_generate_fragment_shader(struct radeon_winsys_cs *cs,
2753 struct radv_pipeline *pipeline)
2754 {
2755 struct radv_shader_variant *ps;
2756 uint64_t va;
2757 assert (pipeline->shaders[MESA_SHADER_FRAGMENT]);
2758
2759 ps = pipeline->shaders[MESA_SHADER_FRAGMENT];
2760 va = radv_buffer_get_va(ps->bo) + ps->bo_offset;
2761
2762 radeon_set_sh_reg_seq(cs, R_00B020_SPI_SHADER_PGM_LO_PS, 4);
2763 radeon_emit(cs, va >> 8);
2764 radeon_emit(cs, S_00B024_MEM_BASE(va >> 40));
2765 radeon_emit(cs, ps->rsrc1);
2766 radeon_emit(cs, ps->rsrc2);
2767
2768 radeon_set_context_reg(cs, R_02880C_DB_SHADER_CONTROL,
2769 radv_compute_db_shader_control(pipeline->device, ps));
2770
2771 radeon_set_context_reg(cs, R_0286CC_SPI_PS_INPUT_ENA,
2772 ps->config.spi_ps_input_ena);
2773
2774 radeon_set_context_reg(cs, R_0286D0_SPI_PS_INPUT_ADDR,
2775 ps->config.spi_ps_input_addr);
2776
2777 radeon_set_context_reg(cs, R_0286D8_SPI_PS_IN_CONTROL,
2778 S_0286D8_NUM_INTERP(ps->info.fs.num_interp));
2779
2780 radeon_set_context_reg(cs, R_0286E0_SPI_BARYC_CNTL, pipeline->graphics.spi_baryc_cntl);
2781
2782 radeon_set_context_reg(cs, R_028710_SPI_SHADER_Z_FORMAT,
2783 ac_get_spi_shader_z_format(ps->info.info.ps.writes_z,
2784 ps->info.info.ps.writes_stencil,
2785 ps->info.info.ps.writes_sample_mask));
2786
2787 if (pipeline->device->dfsm_allowed) {
2788 /* optimise this? */
2789 radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
2790 radeon_emit(cs, EVENT_TYPE(V_028A90_FLUSH_DFSM) | EVENT_INDEX(0));
2791 }
2792 }
2793
2794 static void
2795 radv_pipeline_generate_vgt_vertex_reuse(struct radeon_winsys_cs *cs,
2796 struct radv_pipeline *pipeline)
2797 {
2798 if (pipeline->device->physical_device->rad_info.family < CHIP_POLARIS10)
2799 return;
2800
2801 unsigned vtx_reuse_depth = 30;
2802 if (radv_pipeline_has_tess(pipeline) &&
2803 radv_get_tess_eval_shader(pipeline)->info.tes.spacing == TESS_SPACING_FRACTIONAL_ODD) {
2804 vtx_reuse_depth = 14;
2805 }
2806 radeon_set_context_reg(cs, R_028C58_VGT_VERTEX_REUSE_BLOCK_CNTL,
2807 S_028C58_VTX_REUSE_DEPTH(vtx_reuse_depth));
2808 }
2809
2810 static uint32_t
2811 radv_compute_vgt_shader_stages_en(const struct radv_pipeline *pipeline)
2812 {
2813 uint32_t stages = 0;
2814 if (radv_pipeline_has_tess(pipeline)) {
2815 stages |= S_028B54_LS_EN(V_028B54_LS_STAGE_ON) |
2816 S_028B54_HS_EN(1) | S_028B54_DYNAMIC_HS(1);
2817
2818 if (radv_pipeline_has_gs(pipeline))
2819 stages |= S_028B54_ES_EN(V_028B54_ES_STAGE_DS) |
2820 S_028B54_GS_EN(1) |
2821 S_028B54_VS_EN(V_028B54_VS_STAGE_COPY_SHADER);
2822 else
2823 stages |= S_028B54_VS_EN(V_028B54_VS_STAGE_DS);
2824
2825 } else if (radv_pipeline_has_gs(pipeline))
2826 stages |= S_028B54_ES_EN(V_028B54_ES_STAGE_REAL) |
2827 S_028B54_GS_EN(1) |
2828 S_028B54_VS_EN(V_028B54_VS_STAGE_COPY_SHADER);
2829
2830 if (pipeline->device->physical_device->rad_info.chip_class >= GFX9)
2831 stages |= S_028B54_MAX_PRIMGRP_IN_WAVE(2);
2832
2833 return stages;
2834 }
2835
2836 static uint32_t
2837 radv_compute_cliprect_rule(const VkGraphicsPipelineCreateInfo *pCreateInfo)
2838 {
2839 const VkPipelineDiscardRectangleStateCreateInfoEXT *discard_rectangle_info =
2840 vk_find_struct_const(pCreateInfo->pNext, PIPELINE_DISCARD_RECTANGLE_STATE_CREATE_INFO_EXT);
2841
2842 if (!discard_rectangle_info)
2843 return 0xffff;
2844
2845 unsigned mask = 0;
2846
2847 for (unsigned i = 0; i < (1u << MAX_DISCARD_RECTANGLES); ++i) {
2848 /* Interpret i as a bitmask, and then set the bit in the mask if
2849 * that combination of rectangles in which the pixel is contained
2850 * should pass the cliprect test. */
2851 unsigned relevant_subset = i & ((1u << discard_rectangle_info->discardRectangleCount) - 1);
2852
2853 if (discard_rectangle_info->discardRectangleMode == VK_DISCARD_RECTANGLE_MODE_INCLUSIVE_EXT &&
2854 !relevant_subset)
2855 continue;
2856
2857 if (discard_rectangle_info->discardRectangleMode == VK_DISCARD_RECTANGLE_MODE_EXCLUSIVE_EXT &&
2858 relevant_subset)
2859 continue;
2860
2861 mask |= 1u << i;
2862 }
2863
2864 return mask;
2865 }
2866
2867 static void
2868 radv_pipeline_generate_pm4(struct radv_pipeline *pipeline,
2869 const VkGraphicsPipelineCreateInfo *pCreateInfo,
2870 const struct radv_graphics_pipeline_create_info *extra,
2871 const struct radv_blend_state *blend,
2872 const struct radv_tessellation_state *tess,
2873 const struct radv_gs_state *gs,
2874 unsigned prim, unsigned gs_out)
2875 {
2876 pipeline->cs.buf = malloc(4 * 256);
2877 pipeline->cs.max_dw = 256;
2878
2879 radv_pipeline_generate_depth_stencil_state(&pipeline->cs, pipeline, pCreateInfo, extra);
2880 radv_pipeline_generate_blend_state(&pipeline->cs, pipeline, blend);
2881 radv_pipeline_generate_raster_state(&pipeline->cs, pCreateInfo);
2882 radv_pipeline_generate_multisample_state(&pipeline->cs, pipeline);
2883 radv_pipeline_generate_vgt_gs_mode(&pipeline->cs, pipeline);
2884 radv_pipeline_generate_vertex_shader(&pipeline->cs, pipeline, tess);
2885 radv_pipeline_generate_tess_shaders(&pipeline->cs, pipeline, tess);
2886 radv_pipeline_generate_geometry_shader(&pipeline->cs, pipeline, gs);
2887 radv_pipeline_generate_fragment_shader(&pipeline->cs, pipeline);
2888 radv_pipeline_generate_ps_inputs(&pipeline->cs, pipeline);
2889 radv_pipeline_generate_vgt_vertex_reuse(&pipeline->cs, pipeline);
2890 radv_pipeline_generate_binning_state(&pipeline->cs, pipeline, pCreateInfo);
2891
2892 radeon_set_context_reg(&pipeline->cs, R_0286E8_SPI_TMPRING_SIZE,
2893 S_0286E8_WAVES(pipeline->max_waves) |
2894 S_0286E8_WAVESIZE(pipeline->scratch_bytes_per_wave >> 10));
2895
2896 radeon_set_context_reg(&pipeline->cs, R_028B54_VGT_SHADER_STAGES_EN, radv_compute_vgt_shader_stages_en(pipeline));
2897
2898 if (pipeline->device->physical_device->rad_info.chip_class >= CIK) {
2899 radeon_set_uconfig_reg_idx(&pipeline->cs, R_030908_VGT_PRIMITIVE_TYPE, 1, prim);
2900 } else {
2901 radeon_set_config_reg(&pipeline->cs, R_008958_VGT_PRIMITIVE_TYPE, prim);
2902 }
2903 radeon_set_context_reg(&pipeline->cs, R_028A6C_VGT_GS_OUT_PRIM_TYPE, gs_out);
2904
2905 radeon_set_context_reg(&pipeline->cs, R_02820C_PA_SC_CLIPRECT_RULE, radv_compute_cliprect_rule(pCreateInfo));
2906
2907 assert(pipeline->cs.cdw <= pipeline->cs.max_dw);
2908 }
2909
2910 static struct radv_ia_multi_vgt_param_helpers
2911 radv_compute_ia_multi_vgt_param_helpers(struct radv_pipeline *pipeline,
2912 const struct radv_tessellation_state *tess,
2913 uint32_t prim)
2914 {
2915 struct radv_ia_multi_vgt_param_helpers ia_multi_vgt_param = {0};
2916 const struct radv_device *device = pipeline->device;
2917
2918 if (radv_pipeline_has_tess(pipeline))
2919 ia_multi_vgt_param.primgroup_size = tess->num_patches;
2920 else if (radv_pipeline_has_gs(pipeline))
2921 ia_multi_vgt_param.primgroup_size = 64;
2922 else
2923 ia_multi_vgt_param.primgroup_size = 128; /* recommended without a GS */
2924
2925 ia_multi_vgt_param.partial_es_wave = false;
2926 if (pipeline->device->has_distributed_tess) {
2927 if (radv_pipeline_has_gs(pipeline)) {
2928 if (device->physical_device->rad_info.chip_class <= VI)
2929 ia_multi_vgt_param.partial_es_wave = true;
2930 }
2931 }
2932 /* GS requirement. */
2933 if (SI_GS_PER_ES / ia_multi_vgt_param.primgroup_size >= pipeline->device->gs_table_depth - 3)
2934 ia_multi_vgt_param.partial_es_wave = true;
2935
2936 ia_multi_vgt_param.wd_switch_on_eop = false;
2937 if (device->physical_device->rad_info.chip_class >= CIK) {
2938 /* WD_SWITCH_ON_EOP has no effect on GPUs with less than
2939 * 4 shader engines. Set 1 to pass the assertion below.
2940 * The other cases are hardware requirements. */
2941 if (device->physical_device->rad_info.max_se < 4 ||
2942 prim == V_008958_DI_PT_POLYGON ||
2943 prim == V_008958_DI_PT_LINELOOP ||
2944 prim == V_008958_DI_PT_TRIFAN ||
2945 prim == V_008958_DI_PT_TRISTRIP_ADJ ||
2946 (pipeline->graphics.prim_restart_enable &&
2947 (device->physical_device->rad_info.family < CHIP_POLARIS10 ||
2948 (prim != V_008958_DI_PT_POINTLIST &&
2949 prim != V_008958_DI_PT_LINESTRIP &&
2950 prim != V_008958_DI_PT_TRISTRIP))))
2951 ia_multi_vgt_param.wd_switch_on_eop = true;
2952 }
2953
2954 ia_multi_vgt_param.ia_switch_on_eoi = false;
2955 if (pipeline->shaders[MESA_SHADER_FRAGMENT]->info.info.ps.prim_id_input)
2956 ia_multi_vgt_param.ia_switch_on_eoi = true;
2957 if (radv_pipeline_has_gs(pipeline) &&
2958 pipeline->shaders[MESA_SHADER_GEOMETRY]->info.info.uses_prim_id)
2959 ia_multi_vgt_param.ia_switch_on_eoi = true;
2960 if (radv_pipeline_has_tess(pipeline)) {
2961 /* SWITCH_ON_EOI must be set if PrimID is used. */
2962 if (pipeline->shaders[MESA_SHADER_TESS_CTRL]->info.info.uses_prim_id ||
2963 radv_get_tess_eval_shader(pipeline)->info.info.uses_prim_id)
2964 ia_multi_vgt_param.ia_switch_on_eoi = true;
2965 }
2966
2967 ia_multi_vgt_param.partial_vs_wave = false;
2968 if (radv_pipeline_has_tess(pipeline)) {
2969 /* Bug with tessellation and GS on Bonaire and older 2 SE chips. */
2970 if ((device->physical_device->rad_info.family == CHIP_TAHITI ||
2971 device->physical_device->rad_info.family == CHIP_PITCAIRN ||
2972 device->physical_device->rad_info.family == CHIP_BONAIRE) &&
2973 radv_pipeline_has_gs(pipeline))
2974 ia_multi_vgt_param.partial_vs_wave = true;
2975 /* Needed for 028B6C_DISTRIBUTION_MODE != 0 */
2976 if (device->has_distributed_tess) {
2977 if (radv_pipeline_has_gs(pipeline)) {
2978 if (device->physical_device->rad_info.family == CHIP_TONGA ||
2979 device->physical_device->rad_info.family == CHIP_FIJI ||
2980 device->physical_device->rad_info.family == CHIP_POLARIS10 ||
2981 device->physical_device->rad_info.family == CHIP_POLARIS11 ||
2982 device->physical_device->rad_info.family == CHIP_POLARIS12)
2983 ia_multi_vgt_param.partial_vs_wave = true;
2984 } else {
2985 ia_multi_vgt_param.partial_vs_wave = true;
2986 }
2987 }
2988 }
2989
2990 ia_multi_vgt_param.base =
2991 S_028AA8_PRIMGROUP_SIZE(ia_multi_vgt_param.primgroup_size - 1) |
2992 /* The following field was moved to VGT_SHADER_STAGES_EN in GFX9. */
2993 S_028AA8_MAX_PRIMGRP_IN_WAVE(device->physical_device->rad_info.chip_class == VI ? 2 : 0) |
2994 S_030960_EN_INST_OPT_BASIC(device->physical_device->rad_info.chip_class >= GFX9) |
2995 S_030960_EN_INST_OPT_ADV(device->physical_device->rad_info.chip_class >= GFX9);
2996
2997 return ia_multi_vgt_param;
2998 }
2999
3000
3001 static void
3002 radv_compute_vertex_input_state(struct radv_pipeline *pipeline,
3003 const VkGraphicsPipelineCreateInfo *pCreateInfo)
3004 {
3005 const VkPipelineVertexInputStateCreateInfo *vi_info =
3006 pCreateInfo->pVertexInputState;
3007 struct radv_vertex_elements_info *velems = &pipeline->vertex_elements;
3008
3009 for (uint32_t i = 0; i < vi_info->vertexAttributeDescriptionCount; i++) {
3010 const VkVertexInputAttributeDescription *desc =
3011 &vi_info->pVertexAttributeDescriptions[i];
3012 unsigned loc = desc->location;
3013 const struct vk_format_description *format_desc;
3014 int first_non_void;
3015 uint32_t num_format, data_format;
3016 format_desc = vk_format_description(desc->format);
3017 first_non_void = vk_format_get_first_non_void_channel(desc->format);
3018
3019 num_format = radv_translate_buffer_numformat(format_desc, first_non_void);
3020 data_format = radv_translate_buffer_dataformat(format_desc, first_non_void);
3021
3022 velems->rsrc_word3[loc] = S_008F0C_DST_SEL_X(si_map_swizzle(format_desc->swizzle[0])) |
3023 S_008F0C_DST_SEL_Y(si_map_swizzle(format_desc->swizzle[1])) |
3024 S_008F0C_DST_SEL_Z(si_map_swizzle(format_desc->swizzle[2])) |
3025 S_008F0C_DST_SEL_W(si_map_swizzle(format_desc->swizzle[3])) |
3026 S_008F0C_NUM_FORMAT(num_format) |
3027 S_008F0C_DATA_FORMAT(data_format);
3028 velems->format_size[loc] = format_desc->block.bits / 8;
3029 velems->offset[loc] = desc->offset;
3030 velems->binding[loc] = desc->binding;
3031 velems->count = MAX2(velems->count, loc + 1);
3032 }
3033
3034 for (uint32_t i = 0; i < vi_info->vertexBindingDescriptionCount; i++) {
3035 const VkVertexInputBindingDescription *desc =
3036 &vi_info->pVertexBindingDescriptions[i];
3037
3038 pipeline->binding_stride[desc->binding] = desc->stride;
3039 }
3040 }
3041
3042 static VkResult
3043 radv_pipeline_init(struct radv_pipeline *pipeline,
3044 struct radv_device *device,
3045 struct radv_pipeline_cache *cache,
3046 const VkGraphicsPipelineCreateInfo *pCreateInfo,
3047 const struct radv_graphics_pipeline_create_info *extra,
3048 const VkAllocationCallbacks *alloc)
3049 {
3050 VkResult result;
3051 bool has_view_index = false;
3052
3053 RADV_FROM_HANDLE(radv_render_pass, pass, pCreateInfo->renderPass);
3054 struct radv_subpass *subpass = pass->subpasses + pCreateInfo->subpass;
3055 if (subpass->view_mask)
3056 has_view_index = true;
3057 if (alloc == NULL)
3058 alloc = &device->alloc;
3059
3060 pipeline->device = device;
3061 pipeline->layout = radv_pipeline_layout_from_handle(pCreateInfo->layout);
3062 assert(pipeline->layout);
3063
3064 struct radv_blend_state blend = radv_pipeline_init_blend_state(pipeline, pCreateInfo, extra);
3065
3066 const VkPipelineShaderStageCreateInfo *pStages[MESA_SHADER_STAGES] = { 0, };
3067 for (uint32_t i = 0; i < pCreateInfo->stageCount; i++) {
3068 gl_shader_stage stage = ffs(pCreateInfo->pStages[i].stage) - 1;
3069 pStages[stage] = &pCreateInfo->pStages[i];
3070 }
3071
3072 radv_create_shaders(pipeline, device, cache,
3073 radv_generate_graphics_pipeline_key(pipeline, pCreateInfo, &blend, has_view_index),
3074 pStages);
3075
3076 pipeline->graphics.spi_baryc_cntl = S_0286E0_FRONT_FACE_ALL_BITS(1);
3077 radv_pipeline_init_multisample_state(pipeline, pCreateInfo);
3078 uint32_t gs_out;
3079 uint32_t prim = si_translate_prim(pCreateInfo->pInputAssemblyState->topology);
3080
3081 pipeline->graphics.can_use_guardband = radv_prim_can_use_guardband(pCreateInfo->pInputAssemblyState->topology);
3082
3083 if (radv_pipeline_has_gs(pipeline)) {
3084 gs_out = si_conv_gl_prim_to_gs_out(pipeline->shaders[MESA_SHADER_GEOMETRY]->info.gs.output_prim);
3085 pipeline->graphics.can_use_guardband = gs_out == V_028A6C_OUTPRIM_TYPE_TRISTRIP;
3086 } else {
3087 gs_out = si_conv_prim_to_gs_out(pCreateInfo->pInputAssemblyState->topology);
3088 }
3089 if (extra && extra->use_rectlist) {
3090 prim = V_008958_DI_PT_RECTLIST;
3091 gs_out = V_028A6C_OUTPRIM_TYPE_TRISTRIP;
3092 pipeline->graphics.can_use_guardband = true;
3093 }
3094 pipeline->graphics.prim_restart_enable = !!pCreateInfo->pInputAssemblyState->primitiveRestartEnable;
3095 /* prim vertex count will need TESS changes */
3096 pipeline->graphics.prim_vertex_count = prim_size_table[prim];
3097
3098 radv_pipeline_init_dynamic_state(pipeline, pCreateInfo);
3099
3100 /* Ensure that some export memory is always allocated, for two reasons:
3101 *
3102 * 1) Correctness: The hardware ignores the EXEC mask if no export
3103 * memory is allocated, so KILL and alpha test do not work correctly
3104 * without this.
3105 * 2) Performance: Every shader needs at least a NULL export, even when
3106 * it writes no color/depth output. The NULL export instruction
3107 * stalls without this setting.
3108 *
3109 * Don't add this to CB_SHADER_MASK.
3110 */
3111 struct radv_shader_variant *ps = pipeline->shaders[MESA_SHADER_FRAGMENT];
3112 if (!blend.spi_shader_col_format) {
3113 if (!ps->info.info.ps.writes_z &&
3114 !ps->info.info.ps.writes_stencil &&
3115 !ps->info.info.ps.writes_sample_mask)
3116 blend.spi_shader_col_format = V_028714_SPI_SHADER_32_R;
3117 }
3118
3119 for (unsigned i = 0; i < MESA_SHADER_STAGES; i++) {
3120 if (pipeline->shaders[i]) {
3121 pipeline->need_indirect_descriptor_sets |= pipeline->shaders[i]->info.need_indirect_descriptor_sets;
3122 }
3123 }
3124
3125 struct radv_gs_state gs = {0};
3126 if (radv_pipeline_has_gs(pipeline)) {
3127 gs = calculate_gs_info(pCreateInfo, pipeline);
3128 calculate_gs_ring_sizes(pipeline, &gs);
3129 }
3130
3131 struct radv_tessellation_state tess = {0};
3132 if (radv_pipeline_has_tess(pipeline)) {
3133 if (prim == V_008958_DI_PT_PATCH) {
3134 pipeline->graphics.prim_vertex_count.min = pCreateInfo->pTessellationState->patchControlPoints;
3135 pipeline->graphics.prim_vertex_count.incr = 1;
3136 }
3137 tess = calculate_tess_state(pipeline, pCreateInfo);
3138 }
3139
3140 pipeline->graphics.ia_multi_vgt_param = radv_compute_ia_multi_vgt_param_helpers(pipeline, &tess, prim);
3141
3142 radv_compute_vertex_input_state(pipeline, pCreateInfo);
3143
3144 for (uint32_t i = 0; i < MESA_SHADER_STAGES; i++)
3145 pipeline->user_data_0[i] = radv_pipeline_stage_to_user_data_0(pipeline, i, device->physical_device->rad_info.chip_class);
3146
3147 struct radv_userdata_info *loc = radv_lookup_user_sgpr(pipeline, MESA_SHADER_VERTEX,
3148 AC_UD_VS_BASE_VERTEX_START_INSTANCE);
3149 if (loc->sgpr_idx != -1) {
3150 pipeline->graphics.vtx_base_sgpr = pipeline->user_data_0[MESA_SHADER_VERTEX];
3151 pipeline->graphics.vtx_base_sgpr += loc->sgpr_idx * 4;
3152 if (radv_get_vertex_shader(pipeline)->info.info.vs.needs_draw_id)
3153 pipeline->graphics.vtx_emit_num = 3;
3154 else
3155 pipeline->graphics.vtx_emit_num = 2;
3156 }
3157
3158 result = radv_pipeline_scratch_init(device, pipeline);
3159 radv_pipeline_generate_pm4(pipeline, pCreateInfo, extra, &blend, &tess, &gs, prim, gs_out);
3160
3161 return result;
3162 }
3163
3164 VkResult
3165 radv_graphics_pipeline_create(
3166 VkDevice _device,
3167 VkPipelineCache _cache,
3168 const VkGraphicsPipelineCreateInfo *pCreateInfo,
3169 const struct radv_graphics_pipeline_create_info *extra,
3170 const VkAllocationCallbacks *pAllocator,
3171 VkPipeline *pPipeline)
3172 {
3173 RADV_FROM_HANDLE(radv_device, device, _device);
3174 RADV_FROM_HANDLE(radv_pipeline_cache, cache, _cache);
3175 struct radv_pipeline *pipeline;
3176 VkResult result;
3177
3178 pipeline = vk_zalloc2(&device->alloc, pAllocator, sizeof(*pipeline), 8,
3179 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT);
3180 if (pipeline == NULL)
3181 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
3182
3183 result = radv_pipeline_init(pipeline, device, cache,
3184 pCreateInfo, extra, pAllocator);
3185 if (result != VK_SUCCESS) {
3186 radv_pipeline_destroy(device, pipeline, pAllocator);
3187 return result;
3188 }
3189
3190 *pPipeline = radv_pipeline_to_handle(pipeline);
3191
3192 return VK_SUCCESS;
3193 }
3194
3195 VkResult radv_CreateGraphicsPipelines(
3196 VkDevice _device,
3197 VkPipelineCache pipelineCache,
3198 uint32_t count,
3199 const VkGraphicsPipelineCreateInfo* pCreateInfos,
3200 const VkAllocationCallbacks* pAllocator,
3201 VkPipeline* pPipelines)
3202 {
3203 VkResult result = VK_SUCCESS;
3204 unsigned i = 0;
3205
3206 for (; i < count; i++) {
3207 VkResult r;
3208 r = radv_graphics_pipeline_create(_device,
3209 pipelineCache,
3210 &pCreateInfos[i],
3211 NULL, pAllocator, &pPipelines[i]);
3212 if (r != VK_SUCCESS) {
3213 result = r;
3214 pPipelines[i] = VK_NULL_HANDLE;
3215 }
3216 }
3217
3218 return result;
3219 }
3220
3221
3222 static void
3223 radv_compute_generate_pm4(struct radv_pipeline *pipeline)
3224 {
3225 struct radv_shader_variant *compute_shader;
3226 struct radv_device *device = pipeline->device;
3227 unsigned compute_resource_limits;
3228 unsigned waves_per_threadgroup;
3229 uint64_t va;
3230
3231 pipeline->cs.buf = malloc(20 * 4);
3232 pipeline->cs.max_dw = 20;
3233
3234 compute_shader = pipeline->shaders[MESA_SHADER_COMPUTE];
3235 va = radv_buffer_get_va(compute_shader->bo) + compute_shader->bo_offset;
3236
3237 radeon_set_sh_reg_seq(&pipeline->cs, R_00B830_COMPUTE_PGM_LO, 2);
3238 radeon_emit(&pipeline->cs, va >> 8);
3239 radeon_emit(&pipeline->cs, S_00B834_DATA(va >> 40));
3240
3241 radeon_set_sh_reg_seq(&pipeline->cs, R_00B848_COMPUTE_PGM_RSRC1, 2);
3242 radeon_emit(&pipeline->cs, compute_shader->rsrc1);
3243 radeon_emit(&pipeline->cs, compute_shader->rsrc2);
3244
3245 radeon_set_sh_reg(&pipeline->cs, R_00B860_COMPUTE_TMPRING_SIZE,
3246 S_00B860_WAVES(pipeline->max_waves) |
3247 S_00B860_WAVESIZE(pipeline->scratch_bytes_per_wave >> 10));
3248
3249 /* Calculate best compute resource limits. */
3250 waves_per_threadgroup =
3251 DIV_ROUND_UP(compute_shader->info.cs.block_size[0] *
3252 compute_shader->info.cs.block_size[1] *
3253 compute_shader->info.cs.block_size[2], 64);
3254 compute_resource_limits =
3255 S_00B854_SIMD_DEST_CNTL(waves_per_threadgroup % 4 == 0);
3256
3257 if (device->physical_device->rad_info.chip_class >= CIK) {
3258 unsigned num_cu_per_se =
3259 device->physical_device->rad_info.num_good_compute_units /
3260 device->physical_device->rad_info.max_se;
3261
3262 /* Force even distribution on all SIMDs in CU if the workgroup
3263 * size is 64. This has shown some good improvements if # of
3264 * CUs per SE is not a multiple of 4.
3265 */
3266 if (num_cu_per_se % 4 && waves_per_threadgroup == 1)
3267 compute_resource_limits |= S_00B854_FORCE_SIMD_DIST(1);
3268 }
3269
3270 radeon_set_sh_reg(&pipeline->cs, R_00B854_COMPUTE_RESOURCE_LIMITS,
3271 compute_resource_limits);
3272
3273 radeon_set_sh_reg_seq(&pipeline->cs, R_00B81C_COMPUTE_NUM_THREAD_X, 3);
3274 radeon_emit(&pipeline->cs,
3275 S_00B81C_NUM_THREAD_FULL(compute_shader->info.cs.block_size[0]));
3276 radeon_emit(&pipeline->cs,
3277 S_00B81C_NUM_THREAD_FULL(compute_shader->info.cs.block_size[1]));
3278 radeon_emit(&pipeline->cs,
3279 S_00B81C_NUM_THREAD_FULL(compute_shader->info.cs.block_size[2]));
3280
3281 assert(pipeline->cs.cdw <= pipeline->cs.max_dw);
3282 }
3283
3284 static VkResult radv_compute_pipeline_create(
3285 VkDevice _device,
3286 VkPipelineCache _cache,
3287 const VkComputePipelineCreateInfo* pCreateInfo,
3288 const VkAllocationCallbacks* pAllocator,
3289 VkPipeline* pPipeline)
3290 {
3291 RADV_FROM_HANDLE(radv_device, device, _device);
3292 RADV_FROM_HANDLE(radv_pipeline_cache, cache, _cache);
3293 const VkPipelineShaderStageCreateInfo *pStages[MESA_SHADER_STAGES] = { 0, };
3294 struct radv_pipeline *pipeline;
3295 VkResult result;
3296
3297 pipeline = vk_zalloc2(&device->alloc, pAllocator, sizeof(*pipeline), 8,
3298 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT);
3299 if (pipeline == NULL)
3300 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
3301
3302 pipeline->device = device;
3303 pipeline->layout = radv_pipeline_layout_from_handle(pCreateInfo->layout);
3304 assert(pipeline->layout);
3305
3306 pStages[MESA_SHADER_COMPUTE] = &pCreateInfo->stage;
3307 radv_create_shaders(pipeline, device, cache, (struct radv_pipeline_key) {0}, pStages);
3308
3309 pipeline->user_data_0[MESA_SHADER_COMPUTE] = radv_pipeline_stage_to_user_data_0(pipeline, MESA_SHADER_COMPUTE, device->physical_device->rad_info.chip_class);
3310 pipeline->need_indirect_descriptor_sets |= pipeline->shaders[MESA_SHADER_COMPUTE]->info.need_indirect_descriptor_sets;
3311 result = radv_pipeline_scratch_init(device, pipeline);
3312 if (result != VK_SUCCESS) {
3313 radv_pipeline_destroy(device, pipeline, pAllocator);
3314 return result;
3315 }
3316
3317 radv_compute_generate_pm4(pipeline);
3318
3319 *pPipeline = radv_pipeline_to_handle(pipeline);
3320
3321 return VK_SUCCESS;
3322 }
3323
3324 VkResult radv_CreateComputePipelines(
3325 VkDevice _device,
3326 VkPipelineCache pipelineCache,
3327 uint32_t count,
3328 const VkComputePipelineCreateInfo* pCreateInfos,
3329 const VkAllocationCallbacks* pAllocator,
3330 VkPipeline* pPipelines)
3331 {
3332 VkResult result = VK_SUCCESS;
3333
3334 unsigned i = 0;
3335 for (; i < count; i++) {
3336 VkResult r;
3337 r = radv_compute_pipeline_create(_device, pipelineCache,
3338 &pCreateInfos[i],
3339 pAllocator, &pPipelines[i]);
3340 if (r != VK_SUCCESS) {
3341 result = r;
3342 pPipelines[i] = VK_NULL_HANDLE;
3343 }
3344 }
3345
3346 return result;
3347 }