projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
radv/aco,aco: set lower_fmod
[mesa.git] / src / amd / vulkan / radv_shader.c
1 /*
2 * Copyright © 2016 Red Hat.
3 * Copyright © 2016 Bas Nieuwenhuizen
4 *
5 * based in part on anv driver which is:
6 * Copyright © 2015 Intel Corporation
7 *
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the "Software"),
10 * to deal in the Software without restriction, including without limitation
11 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
12 * and/or sell copies of the Software, and to permit persons to whom the
13 * Software is furnished to do so, subject to the following conditions:
14 *
15 * The above copyright notice and this permission notice (including the next
16 * paragraph) shall be included in all copies or substantial portions of the
17 * Software.
18 *
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
23 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
24 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
25 * IN THE SOFTWARE.
26 */
27
28 #include "util/mesa-sha1.h"
29 #include "util/u_atomic.h"
30 #include "radv_debug.h"
31 #include "radv_private.h"
32 #include "radv_shader.h"
33 #include "radv_shader_helper.h"
34 #include "nir/nir.h"
35 #include "nir/nir_builder.h"
36 #include "spirv/nir_spirv.h"
37
38 #include <llvm-c/Core.h>
39 #include <llvm-c/TargetMachine.h>
40 #include <llvm-c/Support.h>
41
42 #include "sid.h"
43 #include "ac_binary.h"
44 #include "ac_llvm_util.h"
45 #include "ac_nir_to_llvm.h"
46 #include "ac_rtld.h"
47 #include "vk_format.h"
48 #include "util/debug.h"
49 #include "ac_exp_param.h"
50
51 #include "aco_interface.h"
52
53 #include "util/string_buffer.h"
54
55 static const struct nir_shader_compiler_options nir_options_llvm = {
56 .vertex_id_zero_based = true,
57 .lower_scmp = true,
58 .lower_flrp16 = true,
59 .lower_flrp32 = true,
60 .lower_flrp64 = true,
61 .lower_device_index_to_zero = true,
62 .lower_fsat = true,
63 .lower_fdiv = true,
64 .lower_fmod = true,
65 .lower_bitfield_insert_to_bitfield_select = true,
66 .lower_bitfield_extract = true,
67 .lower_sub = true,
68 .lower_pack_snorm_2x16 = true,
69 .lower_pack_snorm_4x8 = true,
70 .lower_pack_unorm_2x16 = true,
71 .lower_pack_unorm_4x8 = true,
72 .lower_unpack_snorm_2x16 = true,
73 .lower_unpack_snorm_4x8 = true,
74 .lower_unpack_unorm_2x16 = true,
75 .lower_unpack_unorm_4x8 = true,
76 .lower_extract_byte = true,
77 .lower_extract_word = true,
78 .lower_ffma = true,
79 .lower_fpow = true,
80 .lower_mul_2x32_64 = true,
81 .lower_rotate = true,
82 .max_unroll_iterations = 32,
83 .use_interpolated_input_intrinsics = true,
84 };
85
86 static const struct nir_shader_compiler_options nir_options_aco = {
87 .vertex_id_zero_based = true,
88 .lower_scmp = true,
89 .lower_flrp16 = true,
90 .lower_flrp32 = true,
91 .lower_flrp64 = true,
92 .lower_device_index_to_zero = true,
93 .lower_fdiv = true,
94 .lower_fmod = true,
95 .lower_bitfield_insert_to_bitfield_select = true,
96 .lower_bitfield_extract = true,
97 .lower_pack_snorm_2x16 = true,
98 .lower_pack_snorm_4x8 = true,
99 .lower_pack_unorm_2x16 = true,
100 .lower_pack_unorm_4x8 = true,
101 .lower_unpack_snorm_2x16 = true,
102 .lower_unpack_snorm_4x8 = true,
103 .lower_unpack_unorm_2x16 = true,
104 .lower_unpack_unorm_4x8 = true,
105 .lower_unpack_half_2x16 = true,
106 .lower_extract_byte = true,
107 .lower_extract_word = true,
108 .lower_ffma = true,
109 .lower_fpow = true,
110 .lower_mul_2x32_64 = true,
111 .lower_rotate = true,
112 .max_unroll_iterations = 32,
113 .use_interpolated_input_intrinsics = true,
114 };
115
116 bool
117 radv_can_dump_shader(struct radv_device *device,
118 struct radv_shader_module *module,
119 bool is_gs_copy_shader)
120 {
121 if (!(device->instance->debug_flags & RADV_DEBUG_DUMP_SHADERS))
122 return false;
123 if (module)
124 return !module->nir ||
125 (device->instance->debug_flags & RADV_DEBUG_DUMP_META_SHADERS);
126
127 return is_gs_copy_shader;
128 }
129
130 bool
131 radv_can_dump_shader_stats(struct radv_device *device,
132 struct radv_shader_module *module)
133 {
134 /* Only dump non-meta shader stats. */
135 return device->instance->debug_flags & RADV_DEBUG_DUMP_SHADER_STATS &&
136 module && !module->nir;
137 }
138
139 unsigned shader_io_get_unique_index(gl_varying_slot slot)
140 {
141 /* handle patch indices separate */
142 if (slot == VARYING_SLOT_TESS_LEVEL_OUTER)
143 return 0;
144 if (slot == VARYING_SLOT_TESS_LEVEL_INNER)
145 return 1;
146 if (slot >= VARYING_SLOT_PATCH0 && slot <= VARYING_SLOT_TESS_MAX)
147 return 2 + (slot - VARYING_SLOT_PATCH0);
148 if (slot == VARYING_SLOT_POS)
149 return 0;
150 if (slot == VARYING_SLOT_PSIZ)
151 return 1;
152 if (slot == VARYING_SLOT_CLIP_DIST0)
153 return 2;
154 if (slot == VARYING_SLOT_CLIP_DIST1)
155 return 3;
156 /* 3 is reserved for clip dist as well */
157 if (slot >= VARYING_SLOT_VAR0 && slot <= VARYING_SLOT_VAR31)
158 return 4 + (slot - VARYING_SLOT_VAR0);
159 unreachable("illegal slot in get unique index\n");
160 }
161
162 VkResult radv_CreateShaderModule(
163 VkDevice _device,
164 const VkShaderModuleCreateInfo* pCreateInfo,
165 const VkAllocationCallbacks* pAllocator,
166 VkShaderModule* pShaderModule)
167 {
168 RADV_FROM_HANDLE(radv_device, device, _device);
169 struct radv_shader_module *module;
170
171 assert(pCreateInfo->sType == VK_STRUCTURE_TYPE_SHADER_MODULE_CREATE_INFO);
172 assert(pCreateInfo->flags == 0);
173
174 module = vk_alloc2(&device->alloc, pAllocator,
175 sizeof(*module) + pCreateInfo->codeSize, 8,
176 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT);
177 if (module == NULL)
178 return vk_error(device->instance, VK_ERROR_OUT_OF_HOST_MEMORY);
179
180 module->nir = NULL;
181 module->size = pCreateInfo->codeSize;
182 memcpy(module->data, pCreateInfo->pCode, module->size);
183
184 _mesa_sha1_compute(module->data, module->size, module->sha1);
185
186 *pShaderModule = radv_shader_module_to_handle(module);
187
188 return VK_SUCCESS;
189 }
190
191 void radv_DestroyShaderModule(
192 VkDevice _device,
193 VkShaderModule _module,
194 const VkAllocationCallbacks* pAllocator)
195 {
196 RADV_FROM_HANDLE(radv_device, device, _device);
197 RADV_FROM_HANDLE(radv_shader_module, module, _module);
198
199 if (!module)
200 return;
201
202 vk_free2(&device->alloc, pAllocator, module);
203 }
204
205 void
206 radv_optimize_nir(struct nir_shader *shader, bool optimize_conservatively,
207 bool allow_copies)
208 {
209 bool progress;
210 unsigned lower_flrp =
211 (shader->options->lower_flrp16 ? 16 : 0) |
212 (shader->options->lower_flrp32 ? 32 : 0) |
213 (shader->options->lower_flrp64 ? 64 : 0);
214
215 do {
216 progress = false;
217
218 NIR_PASS(progress, shader, nir_split_array_vars, nir_var_function_temp);
219 NIR_PASS(progress, shader, nir_shrink_vec_array_vars, nir_var_function_temp);
220
221 NIR_PASS_V(shader, nir_lower_vars_to_ssa);
222 NIR_PASS_V(shader, nir_lower_pack);
223
224 if (allow_copies) {
225 /* Only run this pass in the first call to
226 * radv_optimize_nir. Later calls assume that we've
227 * lowered away any copy_deref instructions and we
228 * don't want to introduce any more.
229 */
230 NIR_PASS(progress, shader, nir_opt_find_array_copies);
231 }
232
233 NIR_PASS(progress, shader, nir_opt_copy_prop_vars);
234 NIR_PASS(progress, shader, nir_opt_dead_write_vars);
235 NIR_PASS(progress, shader, nir_remove_dead_variables,
236 nir_var_function_temp);
237
238 NIR_PASS_V(shader, nir_lower_alu_to_scalar, NULL, NULL);
239 NIR_PASS_V(shader, nir_lower_phis_to_scalar);
240
241 NIR_PASS(progress, shader, nir_copy_prop);
242 NIR_PASS(progress, shader, nir_opt_remove_phis);
243 NIR_PASS(progress, shader, nir_opt_dce);
244 if (nir_opt_trivial_continues(shader)) {
245 progress = true;
246 NIR_PASS(progress, shader, nir_copy_prop);
247 NIR_PASS(progress, shader, nir_opt_remove_phis);
248 NIR_PASS(progress, shader, nir_opt_dce);
249 }
250 NIR_PASS(progress, shader, nir_opt_if, true);
251 NIR_PASS(progress, shader, nir_opt_dead_cf);
252 NIR_PASS(progress, shader, nir_opt_cse);
253 NIR_PASS(progress, shader, nir_opt_peephole_select, 8, true, true);
254 NIR_PASS(progress, shader, nir_opt_constant_folding);
255 NIR_PASS(progress, shader, nir_opt_algebraic);
256
257 if (lower_flrp != 0) {
258 bool lower_flrp_progress = false;
259 NIR_PASS(lower_flrp_progress,
260 shader,
261 nir_lower_flrp,
262 lower_flrp,
263 false /* always_precise */,
264 shader->options->lower_ffma);
265 if (lower_flrp_progress) {
266 NIR_PASS(progress, shader,
267 nir_opt_constant_folding);
268 progress = true;
269 }
270
271 /* Nothing should rematerialize any flrps, so we only
272 * need to do this lowering once.
273 */
274 lower_flrp = 0;
275 }
276
277 NIR_PASS(progress, shader, nir_opt_undef);
278 if (shader->options->max_unroll_iterations) {
279 NIR_PASS(progress, shader, nir_opt_loop_unroll, 0);
280 }
281 } while (progress && !optimize_conservatively);
282
283 NIR_PASS(progress, shader, nir_opt_conditional_discard);
284 NIR_PASS(progress, shader, nir_opt_shrink_load);
285 NIR_PASS(progress, shader, nir_opt_move, nir_move_load_ubo);
286 }
287
288 nir_shader *
289 radv_shader_compile_to_nir(struct radv_device *device,
290 struct radv_shader_module *module,
291 const char *entrypoint_name,
292 gl_shader_stage stage,
293 const VkSpecializationInfo *spec_info,
294 const VkPipelineCreateFlags flags,
295 const struct radv_pipeline_layout *layout,
296 bool use_aco)
297 {
298 nir_shader *nir;
299 const nir_shader_compiler_options *nir_options = use_aco ? &nir_options_aco :
300 &nir_options_llvm;
301 if (module->nir) {
302 /* Some things such as our meta clear/blit code will give us a NIR
303 * shader directly. In that case, we just ignore the SPIR-V entirely
304 * and just use the NIR shader */
305 nir = module->nir;
306 nir->options = nir_options;
307 nir_validate_shader(nir, "in internal shader");
308
309 assert(exec_list_length(&nir->functions) == 1);
310 } else {
311 uint32_t *spirv = (uint32_t *) module->data;
312 assert(module->size % 4 == 0);
313
314 if (device->instance->debug_flags & RADV_DEBUG_DUMP_SPIRV)
315 radv_print_spirv(spirv, module->size, stderr);
316
317 uint32_t num_spec_entries = 0;
318 struct nir_spirv_specialization *spec_entries = NULL;
319 if (spec_info && spec_info->mapEntryCount > 0) {
320 num_spec_entries = spec_info->mapEntryCount;
321 spec_entries = malloc(num_spec_entries * sizeof(*spec_entries));
322 for (uint32_t i = 0; i < num_spec_entries; i++) {
323 VkSpecializationMapEntry entry = spec_info->pMapEntries[i];
324 const void *data = spec_info->pData + entry.offset;
325 assert(data + entry.size <= spec_info->pData + spec_info->dataSize);
326
327 spec_entries[i].id = spec_info->pMapEntries[i].constantID;
328 if (spec_info->dataSize == 8)
329 spec_entries[i].data64 = *(const uint64_t *)data;
330 else
331 spec_entries[i].data32 = *(const uint32_t *)data;
332 }
333 }
334 const struct spirv_to_nir_options spirv_options = {
335 .lower_ubo_ssbo_access_to_offsets = true,
336 .caps = {
337 .amd_gcn_shader = true,
338 .amd_shader_ballot = device->physical_device->use_shader_ballot,
339 .amd_trinary_minmax = true,
340 .demote_to_helper_invocation = device->physical_device->use_aco,
341 .derivative_group = true,
342 .descriptor_array_dynamic_indexing = true,
343 .descriptor_array_non_uniform_indexing = true,
344 .descriptor_indexing = true,
345 .device_group = true,
346 .draw_parameters = true,
347 .float16 = !device->physical_device->use_aco,
348 .float64 = true,
349 .geometry_streams = true,
350 .image_read_without_format = true,
351 .image_write_without_format = true,
352 .int8 = !device->physical_device->use_aco,
353 .int16 = !device->physical_device->use_aco,
354 .int64 = true,
355 .int64_atomics = true,
356 .multiview = true,
357 .physical_storage_buffer_address = true,
358 .post_depth_coverage = true,
359 .runtime_descriptor_array = true,
360 .shader_viewport_index_layer = true,
361 .stencil_export = true,
362 .storage_8bit = !device->physical_device->use_aco,
363 .storage_16bit = !device->physical_device->use_aco,
364 .storage_image_ms = true,
365 .subgroup_arithmetic = true,
366 .subgroup_ballot = true,
367 .subgroup_basic = true,
368 .subgroup_quad = true,
369 .subgroup_shuffle = true,
370 .subgroup_vote = true,
371 .tessellation = true,
372 .transform_feedback = true,
373 .variable_pointers = true,
374 },
375 .ubo_addr_format = nir_address_format_32bit_index_offset,
376 .ssbo_addr_format = nir_address_format_32bit_index_offset,
377 .phys_ssbo_addr_format = nir_address_format_64bit_global,
378 .push_const_addr_format = nir_address_format_logical,
379 .shared_addr_format = nir_address_format_32bit_offset,
380 .frag_coord_is_sysval = true,
381 };
382 nir = spirv_to_nir(spirv, module->size / 4,
383 spec_entries, num_spec_entries,
384 stage, entrypoint_name,
385 &spirv_options, nir_options);
386 assert(nir->info.stage == stage);
387 nir_validate_shader(nir, "after spirv_to_nir");
388
389 free(spec_entries);
390
391 /* We have to lower away local constant initializers right before we
392 * inline functions. That way they get properly initialized at the top
393 * of the function and not at the top of its caller.
394 */
395 NIR_PASS_V(nir, nir_lower_constant_initializers, nir_var_function_temp);
396 NIR_PASS_V(nir, nir_lower_returns);
397 NIR_PASS_V(nir, nir_inline_functions);
398 NIR_PASS_V(nir, nir_opt_deref);
399
400 /* Pick off the single entrypoint that we want */
401 foreach_list_typed_safe(nir_function, func, node, &nir->functions) {
402 if (func->is_entrypoint)
403 func->name = ralloc_strdup(func, "main");
404 else
405 exec_node_remove(&func->node);
406 }
407 assert(exec_list_length(&nir->functions) == 1);
408
409 /* Make sure we lower constant initializers on output variables so that
410 * nir_remove_dead_variables below sees the corresponding stores
411 */
412 NIR_PASS_V(nir, nir_lower_constant_initializers, nir_var_shader_out);
413
414 /* Now that we've deleted all but the main function, we can go ahead and
415 * lower the rest of the constant initializers.
416 */
417 NIR_PASS_V(nir, nir_lower_constant_initializers, ~0);
418
419 /* Split member structs. We do this before lower_io_to_temporaries so that
420 * it doesn't lower system values to temporaries by accident.
421 */
422 NIR_PASS_V(nir, nir_split_var_copies);
423 NIR_PASS_V(nir, nir_split_per_member_structs);
424
425 if (nir->info.stage == MESA_SHADER_FRAGMENT && use_aco)
426 NIR_PASS_V(nir, nir_lower_io_to_vector, nir_var_shader_out);
427 if (nir->info.stage == MESA_SHADER_FRAGMENT)
428 NIR_PASS_V(nir, nir_lower_input_attachments, true);
429
430 NIR_PASS_V(nir, nir_remove_dead_variables,
431 nir_var_shader_in | nir_var_shader_out | nir_var_system_value | nir_var_mem_shared);
432
433 NIR_PASS_V(nir, nir_propagate_invariant);
434
435 NIR_PASS_V(nir, nir_lower_system_values);
436 NIR_PASS_V(nir, nir_lower_clip_cull_distance_arrays);
437 NIR_PASS_V(nir, radv_nir_lower_ycbcr_textures, layout);
438 }
439
440 /* Vulkan uses the separate-shader linking model */
441 nir->info.separate_shader = true;
442
443 nir_shader_gather_info(nir, nir_shader_get_entrypoint(nir));
444
445 static const nir_lower_tex_options tex_options = {
446 .lower_txp = ~0,
447 .lower_tg4_offsets = true,
448 };
449
450 nir_lower_tex(nir, &tex_options);
451
452 nir_lower_vars_to_ssa(nir);
453
454 if (nir->info.stage == MESA_SHADER_VERTEX ||
455 nir->info.stage == MESA_SHADER_GEOMETRY ||
456 nir->info.stage == MESA_SHADER_FRAGMENT) {
457 NIR_PASS_V(nir, nir_lower_io_to_temporaries,
458 nir_shader_get_entrypoint(nir), true, true);
459 } else if (nir->info.stage == MESA_SHADER_TESS_EVAL) {
460 NIR_PASS_V(nir, nir_lower_io_to_temporaries,
461 nir_shader_get_entrypoint(nir), true, false);
462 }
463
464 nir_split_var_copies(nir);
465
466 nir_lower_global_vars_to_local(nir);
467 nir_remove_dead_variables(nir, nir_var_function_temp);
468 nir_lower_subgroups(nir, &(struct nir_lower_subgroups_options) {
469 .subgroup_size = 64,
470 .ballot_bit_size = 64,
471 .lower_to_scalar = 1,
472 .lower_subgroup_masks = 1,
473 .lower_shuffle = 1,
474 .lower_shuffle_to_32bit = 1,
475 .lower_vote_eq_to_ballot = 1,
476 });
477
478 nir_lower_load_const_to_scalar(nir);
479
480 if (!(flags & VK_PIPELINE_CREATE_DISABLE_OPTIMIZATION_BIT))
481 radv_optimize_nir(nir, false, true);
482
483 /* We call nir_lower_var_copies() after the first radv_optimize_nir()
484 * to remove any copies introduced by nir_opt_find_array_copies().
485 */
486 nir_lower_var_copies(nir);
487
488 /* Lower large variables that are always constant with load_constant
489 * intrinsics, which get turned into PC-relative loads from a data
490 * section next to the shader.
491 */
492 NIR_PASS_V(nir, nir_opt_large_constants,
493 glsl_get_natural_size_align_bytes, 16);
494
495 /* Indirect lowering must be called after the radv_optimize_nir() loop
496 * has been called at least once. Otherwise indirect lowering can
497 * bloat the instruction count of the loop and cause it to be
498 * considered too large for unrolling.
499 */
500 ac_lower_indirect_derefs(nir, device->physical_device->rad_info.chip_class);
501 radv_optimize_nir(nir, flags & VK_PIPELINE_CREATE_DISABLE_OPTIMIZATION_BIT, false);
502
503 return nir;
504 }
505
506 static int
507 type_size_vec4(const struct glsl_type *type, bool bindless)
508 {
509 return glsl_count_attribute_slots(type, false);
510 }
511
512 static nir_variable *
513 find_layer_in_var(nir_shader *nir)
514 {
515 nir_foreach_variable(var, &nir->inputs) {
516 if (var->data.location == VARYING_SLOT_LAYER) {
517 return var;
518 }
519 }
520
521 nir_variable *var =
522 nir_variable_create(nir, nir_var_shader_in, glsl_int_type(), "layer id");
523 var->data.location = VARYING_SLOT_LAYER;
524 var->data.interpolation = INTERP_MODE_FLAT;
525 return var;
526 }
527
528 /* We use layered rendering to implement multiview, which means we need to map
529 * view_index to gl_Layer. The attachment lowering also uses needs to know the
530 * layer so that it can sample from the correct layer. The code generates a
531 * load from the layer_id sysval, but since we don't have a way to get at this
532 * information from the fragment shader, we also need to lower this to the
533 * gl_Layer varying. This pass lowers both to a varying load from the LAYER
534 * slot, before lowering io, so that nir_assign_var_locations() will give the
535 * LAYER varying the correct driver_location.
536 */
537
538 static bool
539 lower_view_index(nir_shader *nir)
540 {
541 bool progress = false;
542 nir_function_impl *entry = nir_shader_get_entrypoint(nir);
543 nir_builder b;
544 nir_builder_init(&b, entry);
545
546 nir_variable *layer = NULL;
547 nir_foreach_block(block, entry) {
548 nir_foreach_instr_safe(instr, block) {
549 if (instr->type != nir_instr_type_intrinsic)
550 continue;
551
552 nir_intrinsic_instr *load = nir_instr_as_intrinsic(instr);
553 if (load->intrinsic != nir_intrinsic_load_view_index &&
554 load->intrinsic != nir_intrinsic_load_layer_id)
555 continue;
556
557 if (!layer)
558 layer = find_layer_in_var(nir);
559
560 b.cursor = nir_before_instr(instr);
561 nir_ssa_def *def = nir_load_var(&b, layer);
562 nir_ssa_def_rewrite_uses(&load->dest.ssa,
563 nir_src_for_ssa(def));
564
565 nir_instr_remove(instr);
566 progress = true;
567 }
568 }
569
570 return progress;
571 }
572
573 void
574 radv_lower_fs_io(nir_shader *nir)
575 {
576 NIR_PASS_V(nir, lower_view_index);
577 nir_assign_io_var_locations(&nir->inputs, &nir->num_inputs,
578 MESA_SHADER_FRAGMENT);
579
580 NIR_PASS_V(nir, nir_lower_io, nir_var_shader_in, type_size_vec4, 0);
581
582 /* This pass needs actual constants */
583 nir_opt_constant_folding(nir);
584
585 NIR_PASS_V(nir, nir_io_add_const_offset_to_base, nir_var_shader_in);
586 }
587
588
589 void *
590 radv_alloc_shader_memory(struct radv_device *device,
591 struct radv_shader_variant *shader)
592 {
593 mtx_lock(&device->shader_slab_mutex);
594 list_for_each_entry(struct radv_shader_slab, slab, &device->shader_slabs, slabs) {
595 uint64_t offset = 0;
596 list_for_each_entry(struct radv_shader_variant, s, &slab->shaders, slab_list) {
597 if (s->bo_offset - offset >= shader->code_size) {
598 shader->bo = slab->bo;
599 shader->bo_offset = offset;
600 list_addtail(&shader->slab_list, &s->slab_list);
601 mtx_unlock(&device->shader_slab_mutex);
602 return slab->ptr + offset;
603 }
604 offset = align_u64(s->bo_offset + s->code_size, 256);
605 }
606 if (slab->size - offset >= shader->code_size) {
607 shader->bo = slab->bo;
608 shader->bo_offset = offset;
609 list_addtail(&shader->slab_list, &slab->shaders);
610 mtx_unlock(&device->shader_slab_mutex);
611 return slab->ptr + offset;
612 }
613 }
614
615 mtx_unlock(&device->shader_slab_mutex);
616 struct radv_shader_slab *slab = calloc(1, sizeof(struct radv_shader_slab));
617
618 slab->size = 256 * 1024;
619 slab->bo = device->ws->buffer_create(device->ws, slab->size, 256,
620 RADEON_DOMAIN_VRAM,
621 RADEON_FLAG_NO_INTERPROCESS_SHARING |
622 (device->physical_device->rad_info.cpdma_prefetch_writes_memory ?
623 0 : RADEON_FLAG_READ_ONLY),
624 RADV_BO_PRIORITY_SHADER);
625 slab->ptr = (char*)device->ws->buffer_map(slab->bo);
626 list_inithead(&slab->shaders);
627
628 mtx_lock(&device->shader_slab_mutex);
629 list_add(&slab->slabs, &device->shader_slabs);
630
631 shader->bo = slab->bo;
632 shader->bo_offset = 0;
633 list_add(&shader->slab_list, &slab->shaders);
634 mtx_unlock(&device->shader_slab_mutex);
635 return slab->ptr;
636 }
637
638 void
639 radv_destroy_shader_slabs(struct radv_device *device)
640 {
641 list_for_each_entry_safe(struct radv_shader_slab, slab, &device->shader_slabs, slabs) {
642 device->ws->buffer_destroy(slab->bo);
643 free(slab);
644 }
645 mtx_destroy(&device->shader_slab_mutex);
646 }
647
648 /* For the UMR disassembler. */
649 #define DEBUGGER_END_OF_CODE_MARKER 0xbf9f0000 /* invalid instruction */
650 #define DEBUGGER_NUM_MARKERS 5
651
652 static unsigned
653 radv_get_shader_binary_size(size_t code_size)
654 {
655 return code_size + DEBUGGER_NUM_MARKERS * 4;
656 }
657
658 static void radv_postprocess_config(const struct radv_physical_device *pdevice,
659 const struct ac_shader_config *config_in,
660 const struct radv_shader_info *info,
661 gl_shader_stage stage,
662 struct ac_shader_config *config_out)
663 {
664 bool scratch_enabled = config_in->scratch_bytes_per_wave > 0;
665 unsigned vgpr_comp_cnt = 0;
666 unsigned num_input_vgprs = info->num_input_vgprs;
667
668 if (stage == MESA_SHADER_FRAGMENT) {
669 num_input_vgprs = ac_get_fs_input_vgpr_cnt(config_in, NULL, NULL);
670 }
671
672 unsigned num_vgprs = MAX2(config_in->num_vgprs, num_input_vgprs);
673 /* +3 for scratch wave offset and VCC */
674 unsigned num_sgprs = MAX2(config_in->num_sgprs, info->num_input_sgprs + 3);
675 unsigned num_shared_vgprs = config_in->num_shared_vgprs;
676 /* shared VGPRs are introduced in Navi and are allocated in blocks of 8 (RDNA ref 3.6.5) */
677 assert((pdevice->rad_info.chip_class >= GFX10 && num_shared_vgprs % 8 == 0)
678 || (pdevice->rad_info.chip_class < GFX10 && num_shared_vgprs == 0));
679 unsigned num_shared_vgpr_blocks = num_shared_vgprs / 8;
680
681 *config_out = *config_in;
682 config_out->num_vgprs = num_vgprs;
683 config_out->num_sgprs = num_sgprs;
684 config_out->num_shared_vgprs = num_shared_vgprs;
685
686 /* Enable 64-bit and 16-bit denormals, because there is no performance
687 * cost.
688 *
689 * If denormals are enabled, all floating-point output modifiers are
690 * ignored.
691 *
692 * Don't enable denormals for 32-bit floats, because:
693 * - Floating-point output modifiers would be ignored by the hw.
694 * - Some opcodes don't support denormals, such as v_mad_f32. We would
695 * have to stop using those.
696 * - GFX6 & GFX7 would be very slow.
697 */
698 config_out->float_mode |= V_00B028_FP_64_DENORMS;
699
700 config_out->rsrc2 = S_00B12C_USER_SGPR(info->num_user_sgprs) |
701 S_00B12C_SCRATCH_EN(scratch_enabled);
702
703 if (!pdevice->use_ngg_streamout) {
704 config_out->rsrc2 |= S_00B12C_SO_BASE0_EN(!!info->so.strides[0]) |
705 S_00B12C_SO_BASE1_EN(!!info->so.strides[1]) |
706 S_00B12C_SO_BASE2_EN(!!info->so.strides[2]) |
707 S_00B12C_SO_BASE3_EN(!!info->so.strides[3]) |
708 S_00B12C_SO_EN(!!info->so.num_outputs);
709 }
710
711 config_out->rsrc1 = S_00B848_VGPRS((num_vgprs - 1) /
712 (info->wave_size == 32 ? 8 : 4)) |
713 S_00B848_DX10_CLAMP(1) |
714 S_00B848_FLOAT_MODE(config_out->float_mode);
715
716 if (pdevice->rad_info.chip_class >= GFX10) {
717 config_out->rsrc2 |= S_00B22C_USER_SGPR_MSB_GFX10(info->num_user_sgprs >> 5);
718 } else {
719 config_out->rsrc1 |= S_00B228_SGPRS((num_sgprs - 1) / 8);
720 config_out->rsrc2 |= S_00B22C_USER_SGPR_MSB_GFX9(info->num_user_sgprs >> 5);
721 }
722
723 switch (stage) {
724 case MESA_SHADER_TESS_EVAL:
725 if (info->is_ngg) {
726 config_out->rsrc1 |= S_00B228_MEM_ORDERED(pdevice->rad_info.chip_class >= GFX10);
727 config_out->rsrc2 |= S_00B22C_OC_LDS_EN(1);
728 } else if (info->tes.as_es) {
729 assert(pdevice->rad_info.chip_class <= GFX8);
730 vgpr_comp_cnt = info->uses_prim_id ? 3 : 2;
731
732 config_out->rsrc2 |= S_00B12C_OC_LDS_EN(1);
733 } else {
734 bool enable_prim_id = info->tes.export_prim_id || info->uses_prim_id;
735 vgpr_comp_cnt = enable_prim_id ? 3 : 2;
736
737 config_out->rsrc1 |= S_00B128_MEM_ORDERED(pdevice->rad_info.chip_class >= GFX10);
738 config_out->rsrc2 |= S_00B12C_OC_LDS_EN(1);
739 }
740 config_out->rsrc2 |= S_00B22C_SHARED_VGPR_CNT(num_shared_vgpr_blocks);
741 break;
742 case MESA_SHADER_TESS_CTRL:
743 if (pdevice->rad_info.chip_class >= GFX9) {
744 /* We need at least 2 components for LS.
745 * VGPR0-3: (VertexID, RelAutoindex, InstanceID / StepRate0, InstanceID).
746 * StepRate0 is set to 1. so that VGPR3 doesn't have to be loaded.
747 */
748 if (pdevice->rad_info.chip_class >= GFX10) {
749 vgpr_comp_cnt = info->vs.needs_instance_id ? 3 : 1;
750 } else {
751 vgpr_comp_cnt = info->vs.needs_instance_id ? 2 : 1;
752 }
753 } else {
754 config_out->rsrc2 |= S_00B12C_OC_LDS_EN(1);
755 }
756 config_out->rsrc1 |= S_00B428_MEM_ORDERED(pdevice->rad_info.chip_class >= GFX10) |
757 S_00B848_WGP_MODE(pdevice->rad_info.chip_class >= GFX10);
758 config_out->rsrc2 |= S_00B42C_SHARED_VGPR_CNT(num_shared_vgpr_blocks);
759 break;
760 case MESA_SHADER_VERTEX:
761 if (info->is_ngg) {
762 config_out->rsrc1 |= S_00B228_MEM_ORDERED(pdevice->rad_info.chip_class >= GFX10);
763 } else if (info->vs.as_ls) {
764 assert(pdevice->rad_info.chip_class <= GFX8);
765 /* We need at least 2 components for LS.
766 * VGPR0-3: (VertexID, RelAutoindex, InstanceID / StepRate0, InstanceID).
767 * StepRate0 is set to 1. so that VGPR3 doesn't have to be loaded.
768 */
769 vgpr_comp_cnt = info->vs.needs_instance_id ? 2 : 1;
770 } else if (info->vs.as_es) {
771 assert(pdevice->rad_info.chip_class <= GFX8);
772 /* VGPR0-3: (VertexID, InstanceID / StepRate0, ...) */
773 vgpr_comp_cnt = info->vs.needs_instance_id ? 1 : 0;
774 } else {
775 /* VGPR0-3: (VertexID, InstanceID / StepRate0, PrimID, InstanceID)
776 * If PrimID is disabled. InstanceID / StepRate1 is loaded instead.
777 * StepRate0 is set to 1. so that VGPR3 doesn't have to be loaded.
778 */
779 if (info->vs.needs_instance_id && pdevice->rad_info.chip_class >= GFX10) {
780 vgpr_comp_cnt = 3;
781 } else if (info->vs.export_prim_id) {
782 vgpr_comp_cnt = 2;
783 } else if (info->vs.needs_instance_id) {
784 vgpr_comp_cnt = 1;
785 } else {
786 vgpr_comp_cnt = 0;
787 }
788
789 config_out->rsrc1 |= S_00B128_MEM_ORDERED(pdevice->rad_info.chip_class >= GFX10);
790 config_out->rsrc2 |= S_00B12C_SHARED_VGPR_CNT(num_shared_vgpr_blocks);
791 }
792 break;
793 case MESA_SHADER_FRAGMENT:
794 config_out->rsrc1 |= S_00B028_MEM_ORDERED(pdevice->rad_info.chip_class >= GFX10);
795 config_out->rsrc2 |= S_00B02C_SHARED_VGPR_CNT(num_shared_vgpr_blocks);
796 break;
797 case MESA_SHADER_GEOMETRY:
798 config_out->rsrc1 |= S_00B228_MEM_ORDERED(pdevice->rad_info.chip_class >= GFX10) |
799 S_00B848_WGP_MODE(pdevice->rad_info.chip_class >= GFX10);
800 config_out->rsrc2 |= S_00B22C_SHARED_VGPR_CNT(num_shared_vgpr_blocks);
801 break;
802 case MESA_SHADER_COMPUTE:
803 config_out->rsrc1 |= S_00B848_MEM_ORDERED(pdevice->rad_info.chip_class >= GFX10) |
804 S_00B848_WGP_MODE(pdevice->rad_info.chip_class >= GFX10);
805 config_out->rsrc2 |=
806 S_00B84C_TGID_X_EN(info->cs.uses_block_id[0]) |
807 S_00B84C_TGID_Y_EN(info->cs.uses_block_id[1]) |
808 S_00B84C_TGID_Z_EN(info->cs.uses_block_id[2]) |
809 S_00B84C_TIDIG_COMP_CNT(info->cs.uses_thread_id[2] ? 2 :
810 info->cs.uses_thread_id[1] ? 1 : 0) |
811 S_00B84C_TG_SIZE_EN(info->cs.uses_local_invocation_idx) |
812 S_00B84C_LDS_SIZE(config_in->lds_size);
813 config_out->rsrc3 |= S_00B8A0_SHARED_VGPR_CNT(num_shared_vgpr_blocks);
814
815 break;
816 default:
817 unreachable("unsupported shader type");
818 break;
819 }
820
821 if (pdevice->rad_info.chip_class >= GFX10 && info->is_ngg &&
822 (stage == MESA_SHADER_VERTEX || stage == MESA_SHADER_TESS_EVAL || stage == MESA_SHADER_GEOMETRY)) {
823 unsigned gs_vgpr_comp_cnt, es_vgpr_comp_cnt;
824 gl_shader_stage es_stage = stage;
825 if (stage == MESA_SHADER_GEOMETRY)
826 es_stage = info->gs.es_type;
827
828 /* VGPR5-8: (VertexID, UserVGPR0, UserVGPR1, UserVGPR2 / InstanceID) */
829 if (es_stage == MESA_SHADER_VERTEX) {
830 es_vgpr_comp_cnt = info->vs.needs_instance_id ? 3 : 0;
831 } else if (es_stage == MESA_SHADER_TESS_EVAL) {
832 bool enable_prim_id = info->tes.export_prim_id || info->uses_prim_id;
833 es_vgpr_comp_cnt = enable_prim_id ? 3 : 2;
834 } else
835 unreachable("Unexpected ES shader stage");
836
837 bool tes_triangles = stage == MESA_SHADER_TESS_EVAL &&
838 info->tes.primitive_mode >= 4; /* GL_TRIANGLES */
839 if (info->uses_invocation_id || stage == MESA_SHADER_VERTEX) {
840 gs_vgpr_comp_cnt = 3; /* VGPR3 contains InvocationID. */
841 } else if (info->uses_prim_id) {
842 gs_vgpr_comp_cnt = 2; /* VGPR2 contains PrimitiveID. */
843 } else if (info->gs.vertices_in >= 3 || tes_triangles) {
844 gs_vgpr_comp_cnt = 1; /* VGPR1 contains offsets 2, 3 */
845 } else {
846 gs_vgpr_comp_cnt = 0; /* VGPR0 contains offsets 0, 1 */
847 }
848
849 config_out->rsrc1 |= S_00B228_GS_VGPR_COMP_CNT(gs_vgpr_comp_cnt) |
850 S_00B228_WGP_MODE(1);
851 config_out->rsrc2 |= S_00B22C_ES_VGPR_COMP_CNT(es_vgpr_comp_cnt) |
852 S_00B22C_LDS_SIZE(config_in->lds_size) |
853 S_00B22C_OC_LDS_EN(es_stage == MESA_SHADER_TESS_EVAL);
854 } else if (pdevice->rad_info.chip_class >= GFX9 &&
855 stage == MESA_SHADER_GEOMETRY) {
856 unsigned es_type = info->gs.es_type;
857 unsigned gs_vgpr_comp_cnt, es_vgpr_comp_cnt;
858
859 if (es_type == MESA_SHADER_VERTEX) {
860 /* VGPR0-3: (VertexID, InstanceID / StepRate0, ...) */
861 if (info->vs.needs_instance_id) {
862 es_vgpr_comp_cnt = pdevice->rad_info.chip_class >= GFX10 ? 3 : 1;
863 } else {
864 es_vgpr_comp_cnt = 0;
865 }
866 } else if (es_type == MESA_SHADER_TESS_EVAL) {
867 es_vgpr_comp_cnt = info->uses_prim_id ? 3 : 2;
868 } else {
869 unreachable("invalid shader ES type");
870 }
871
872 /* If offsets 4, 5 are used, GS_VGPR_COMP_CNT is ignored and
873 * VGPR[0:4] are always loaded.
874 */
875 if (info->uses_invocation_id) {
876 gs_vgpr_comp_cnt = 3; /* VGPR3 contains InvocationID. */
877 } else if (info->uses_prim_id) {
878 gs_vgpr_comp_cnt = 2; /* VGPR2 contains PrimitiveID. */
879 } else if (info->gs.vertices_in >= 3) {
880 gs_vgpr_comp_cnt = 1; /* VGPR1 contains offsets 2, 3 */
881 } else {
882 gs_vgpr_comp_cnt = 0; /* VGPR0 contains offsets 0, 1 */
883 }
884
885 config_out->rsrc1 |= S_00B228_GS_VGPR_COMP_CNT(gs_vgpr_comp_cnt);
886 config_out->rsrc2 |= S_00B22C_ES_VGPR_COMP_CNT(es_vgpr_comp_cnt) |
887 S_00B22C_OC_LDS_EN(es_type == MESA_SHADER_TESS_EVAL);
888 } else if (pdevice->rad_info.chip_class >= GFX9 &&
889 stage == MESA_SHADER_TESS_CTRL) {
890 config_out->rsrc1 |= S_00B428_LS_VGPR_COMP_CNT(vgpr_comp_cnt);
891 } else {
892 config_out->rsrc1 |= S_00B128_VGPR_COMP_CNT(vgpr_comp_cnt);
893 }
894 }
895
896 struct radv_shader_variant *
897 radv_shader_variant_create(struct radv_device *device,
898 const struct radv_shader_binary *binary,
899 bool keep_shader_info)
900 {
901 struct ac_shader_config config = {0};
902 struct ac_rtld_binary rtld_binary = {0};
903 struct radv_shader_variant *variant = calloc(1, sizeof(struct radv_shader_variant));
904 if (!variant)
905 return NULL;
906
907 variant->ref_count = 1;
908
909 if (binary->type == RADV_BINARY_TYPE_RTLD) {
910 struct ac_rtld_symbol lds_symbols[2];
911 unsigned num_lds_symbols = 0;
912 const char *elf_data = (const char *)((struct radv_shader_binary_rtld *)binary)->data;
913 size_t elf_size = ((struct radv_shader_binary_rtld *)binary)->elf_size;
914
915 if (device->physical_device->rad_info.chip_class >= GFX9 &&
916 (binary->stage == MESA_SHADER_GEOMETRY || binary->info.is_ngg) &&
917 !binary->is_gs_copy_shader) {
918 /* We add this symbol even on LLVM <= 8 to ensure that
919 * shader->config.lds_size is set correctly below.
920 */
921 struct ac_rtld_symbol *sym = &lds_symbols[num_lds_symbols++];
922 sym->name = "esgs_ring";
923 sym->size = binary->info.ngg_info.esgs_ring_size;
924 sym->align = 64 * 1024;
925 }
926
927 if (binary->info.is_ngg &&
928 binary->stage == MESA_SHADER_GEOMETRY) {
929 struct ac_rtld_symbol *sym = &lds_symbols[num_lds_symbols++];
930 sym->name = "ngg_emit";
931 sym->size = binary->info.ngg_info.ngg_emit_size * 4;
932 sym->align = 4;
933 }
934
935 struct ac_rtld_open_info open_info = {
936 .info = &device->physical_device->rad_info,
937 .shader_type = binary->stage,
938 .wave_size = binary->info.wave_size,
939 .num_parts = 1,
940 .elf_ptrs = &elf_data,
941 .elf_sizes = &elf_size,
942 .num_shared_lds_symbols = num_lds_symbols,
943 .shared_lds_symbols = lds_symbols,
944 };
945
946 if (!ac_rtld_open(&rtld_binary, open_info)) {
947 free(variant);
948 return NULL;
949 }
950
951 if (!ac_rtld_read_config(&rtld_binary, &config)) {
952 ac_rtld_close(&rtld_binary);
953 free(variant);
954 return NULL;
955 }
956
957 if (rtld_binary.lds_size > 0) {
958 unsigned alloc_granularity = device->physical_device->rad_info.chip_class >= GFX7 ? 512 : 256;
959 config.lds_size = align(rtld_binary.lds_size, alloc_granularity) / alloc_granularity;
960 }
961
962 variant->code_size = rtld_binary.rx_size;
963 variant->exec_size = rtld_binary.exec_size;
964 } else {
965 assert(binary->type == RADV_BINARY_TYPE_LEGACY);
966 config = ((struct radv_shader_binary_legacy *)binary)->config;
967 variant->code_size = radv_get_shader_binary_size(((struct radv_shader_binary_legacy *)binary)->code_size);
968 variant->exec_size = ((struct radv_shader_binary_legacy *)binary)->exec_size;
969 }
970
971 variant->info = binary->info;
972 radv_postprocess_config(device->physical_device, &config, &binary->info,
973 binary->stage, &variant->config);
974
975 void *dest_ptr = radv_alloc_shader_memory(device, variant);
976
977 if (binary->type == RADV_BINARY_TYPE_RTLD) {
978 struct radv_shader_binary_rtld* bin = (struct radv_shader_binary_rtld *)binary;
979 struct ac_rtld_upload_info info = {
980 .binary = &rtld_binary,
981 .rx_va = radv_buffer_get_va(variant->bo) + variant->bo_offset,
982 .rx_ptr = dest_ptr,
983 };
984
985 if (!ac_rtld_upload(&info)) {
986 radv_shader_variant_destroy(device, variant);
987 ac_rtld_close(&rtld_binary);
988 return NULL;
989 }
990
991 if (keep_shader_info ||
992 (device->instance->debug_flags & RADV_DEBUG_DUMP_SHADERS)) {
993 const char *disasm_data;
994 size_t disasm_size;
995 if (!ac_rtld_get_section_by_name(&rtld_binary, ".AMDGPU.disasm", &disasm_data, &disasm_size)) {
996 radv_shader_variant_destroy(device, variant);
997 ac_rtld_close(&rtld_binary);
998 return NULL;
999 }
1000
1001 variant->ir_string = bin->llvm_ir_size ? strdup((const char*)(bin->data + bin->elf_size)) : NULL;
1002 variant->disasm_string = malloc(disasm_size + 1);
1003 memcpy(variant->disasm_string, disasm_data, disasm_size);
1004 variant->disasm_string[disasm_size] = 0;
1005 }
1006
1007 ac_rtld_close(&rtld_binary);
1008 } else {
1009 struct radv_shader_binary_legacy* bin = (struct radv_shader_binary_legacy *)binary;
1010 memcpy(dest_ptr, bin->data, bin->code_size);
1011
1012 /* Add end-of-code markers for the UMR disassembler. */
1013 uint32_t *ptr32 = (uint32_t *)dest_ptr + bin->code_size / 4;
1014 for (unsigned i = 0; i < DEBUGGER_NUM_MARKERS; i++)
1015 ptr32[i] = DEBUGGER_END_OF_CODE_MARKER;
1016
1017 variant->ir_string = bin->ir_size ? strdup((const char*)(bin->data + bin->code_size)) : NULL;
1018 variant->disasm_string = bin->disasm_size ? strdup((const char*)(bin->data + bin->code_size + bin->ir_size)) : NULL;
1019 }
1020 return variant;
1021 }
1022
1023 static char *
1024 radv_dump_nir_shaders(struct nir_shader * const *shaders,
1025 int shader_count)
1026 {
1027 char *data = NULL;
1028 char *ret = NULL;
1029 size_t size = 0;
1030 FILE *f = open_memstream(&data, &size);
1031 if (f) {
1032 for (int i = 0; i < shader_count; ++i)
1033 nir_print_shader(shaders[i], f);
1034 fclose(f);
1035 }
1036
1037 ret = malloc(size + 1);
1038 if (ret) {
1039 memcpy(ret, data, size);
1040 ret[size] = 0;
1041 }
1042 free(data);
1043 return ret;
1044 }
1045
1046 static struct radv_shader_variant *
1047 shader_variant_compile(struct radv_device *device,
1048 struct radv_shader_module *module,
1049 struct nir_shader * const *shaders,
1050 int shader_count,
1051 gl_shader_stage stage,
1052 struct radv_shader_info *info,
1053 struct radv_nir_compiler_options *options,
1054 bool gs_copy_shader,
1055 bool keep_shader_info,
1056 bool use_aco,
1057 struct radv_shader_binary **binary_out)
1058 {
1059 enum radeon_family chip_family = device->physical_device->rad_info.family;
1060 struct radv_shader_binary *binary = NULL;
1061
1062 options->family = chip_family;
1063 options->chip_class = device->physical_device->rad_info.chip_class;
1064 options->dump_shader = radv_can_dump_shader(device, module, gs_copy_shader);
1065 options->dump_preoptir = options->dump_shader &&
1066 device->instance->debug_flags & RADV_DEBUG_PREOPTIR;
1067 options->record_ir = keep_shader_info;
1068 options->check_ir = device->instance->debug_flags & RADV_DEBUG_CHECKIR;
1069 options->tess_offchip_block_dw_size = device->tess_offchip_block_dw_size;
1070 options->address32_hi = device->physical_device->rad_info.address32_hi;
1071 options->has_ls_vgpr_init_bug = device->physical_device->rad_info.has_ls_vgpr_init_bug;
1072 options->use_ngg_streamout = device->physical_device->use_ngg_streamout;
1073
1074 if ((stage == MESA_SHADER_GEOMETRY && !options->key.vs_common_out.as_ngg) ||
1075 gs_copy_shader)
1076 options->wave_size = 64;
1077 else if (stage == MESA_SHADER_COMPUTE)
1078 options->wave_size = device->physical_device->cs_wave_size;
1079 else if (stage == MESA_SHADER_FRAGMENT)
1080 options->wave_size = device->physical_device->ps_wave_size;
1081 else
1082 options->wave_size = device->physical_device->ge_wave_size;
1083
1084 if (!use_aco || options->dump_shader || options->record_ir)
1085 ac_init_llvm_once();
1086
1087 if (use_aco) {
1088 aco_compile_shader(shader_count, shaders, &binary, info, options);
1089 binary->info = *info;
1090 } else {
1091 enum ac_target_machine_options tm_options = 0;
1092 struct ac_llvm_compiler ac_llvm;
1093 bool thread_compiler;
1094
1095 if (options->supports_spill)
1096 tm_options |= AC_TM_SUPPORTS_SPILL;
1097 if (device->instance->perftest_flags & RADV_PERFTEST_SISCHED)
1098 tm_options |= AC_TM_SISCHED;
1099 if (options->check_ir)
1100 tm_options |= AC_TM_CHECK_IR;
1101 if (device->instance->debug_flags & RADV_DEBUG_NO_LOAD_STORE_OPT)
1102 tm_options |= AC_TM_NO_LOAD_STORE_OPT;
1103
1104 thread_compiler = !(device->instance->debug_flags & RADV_DEBUG_NOTHREADLLVM);
1105 radv_init_llvm_compiler(&ac_llvm,
1106 thread_compiler,
1107 chip_family, tm_options,
1108 options->wave_size);
1109
1110 if (gs_copy_shader) {
1111 assert(shader_count == 1);
1112 radv_compile_gs_copy_shader(&ac_llvm, *shaders, &binary,
1113 info, options);
1114 } else {
1115 radv_compile_nir_shader(&ac_llvm, &binary, info,
1116 shaders, shader_count, options);
1117 }
1118
1119 binary->info = *info;
1120 radv_destroy_llvm_compiler(&ac_llvm, thread_compiler);
1121 }
1122
1123 struct radv_shader_variant *variant = radv_shader_variant_create(device, binary,
1124 keep_shader_info);
1125 if (!variant) {
1126 free(binary);
1127 return NULL;
1128 }
1129 variant->aco_used = use_aco;
1130
1131 if (options->dump_shader) {
1132 fprintf(stderr, "disasm:\n%s\n", variant->disasm_string);
1133 }
1134
1135
1136 if (keep_shader_info) {
1137 variant->nir_string = radv_dump_nir_shaders(shaders, shader_count);
1138 if (!gs_copy_shader && !module->nir) {
1139 variant->spirv = (uint32_t *)module->data;
1140 variant->spirv_size = module->size;
1141 }
1142 }
1143
1144 if (binary_out)
1145 *binary_out = binary;
1146 else
1147 free(binary);
1148
1149 return variant;
1150 }
1151
1152 struct radv_shader_variant *
1153 radv_shader_variant_compile(struct radv_device *device,
1154 struct radv_shader_module *module,
1155 struct nir_shader *const *shaders,
1156 int shader_count,
1157 struct radv_pipeline_layout *layout,
1158 const struct radv_shader_variant_key *key,
1159 struct radv_shader_info *info,
1160 bool keep_shader_info,
1161 bool use_aco,
1162 struct radv_shader_binary **binary_out)
1163 {
1164 struct radv_nir_compiler_options options = {0};
1165
1166 options.layout = layout;
1167 if (key)
1168 options.key = *key;
1169
1170 options.unsafe_math = !!(device->instance->debug_flags & RADV_DEBUG_UNSAFE_MATH);
1171 options.supports_spill = true;
1172 options.robust_buffer_access = device->robust_buffer_access;
1173
1174 return shader_variant_compile(device, module, shaders, shader_count, shaders[shader_count - 1]->info.stage, info,
1175 &options, false, keep_shader_info, use_aco, binary_out);
1176 }
1177
1178 struct radv_shader_variant *
1179 radv_create_gs_copy_shader(struct radv_device *device,
1180 struct nir_shader *shader,
1181 struct radv_shader_info *info,
1182 struct radv_shader_binary **binary_out,
1183 bool keep_shader_info,
1184 bool multiview)
1185 {
1186 struct radv_nir_compiler_options options = {0};
1187
1188 options.key.has_multiview_view_index = multiview;
1189
1190 return shader_variant_compile(device, NULL, &shader, 1, MESA_SHADER_VERTEX,
1191 info, &options, true, keep_shader_info, false, binary_out);
1192 }
1193
1194 void
1195 radv_shader_variant_destroy(struct radv_device *device,
1196 struct radv_shader_variant *variant)
1197 {
1198 if (!p_atomic_dec_zero(&variant->ref_count))
1199 return;
1200
1201 mtx_lock(&device->shader_slab_mutex);
1202 list_del(&variant->slab_list);
1203 mtx_unlock(&device->shader_slab_mutex);
1204
1205 free(variant->nir_string);
1206 free(variant->disasm_string);
1207 free(variant->ir_string);
1208 free(variant);
1209 }
1210
1211 const char *
1212 radv_get_shader_name(struct radv_shader_info *info,
1213 gl_shader_stage stage)
1214 {
1215 switch (stage) {
1216 case MESA_SHADER_VERTEX:
1217 if (info->vs.as_ls)
1218 return "Vertex Shader as LS";
1219 else if (info->vs.as_es)
1220 return "Vertex Shader as ES";
1221 else if (info->is_ngg)
1222 return "Vertex Shader as ESGS";
1223 else
1224 return "Vertex Shader as VS";
1225 case MESA_SHADER_TESS_CTRL:
1226 return "Tessellation Control Shader";
1227 case MESA_SHADER_TESS_EVAL:
1228 if (info->tes.as_es)
1229 return "Tessellation Evaluation Shader as ES";
1230 else if (info->is_ngg)
1231 return "Tessellation Evaluation Shader as ESGS";
1232 else
1233 return "Tessellation Evaluation Shader as VS";
1234 case MESA_SHADER_GEOMETRY:
1235 return "Geometry Shader";
1236 case MESA_SHADER_FRAGMENT:
1237 return "Pixel Shader";
1238 case MESA_SHADER_COMPUTE:
1239 return "Compute Shader";
1240 default:
1241 return "Unknown shader";
1242 };
1243 }
1244
1245 unsigned
1246 radv_get_max_workgroup_size(enum chip_class chip_class,
1247 gl_shader_stage stage,
1248 const unsigned *sizes)
1249 {
1250 switch (stage) {
1251 case MESA_SHADER_TESS_CTRL:
1252 return chip_class >= GFX7 ? 128 : 64;
1253 case MESA_SHADER_GEOMETRY:
1254 return chip_class >= GFX9 ? 128 : 64;
1255 case MESA_SHADER_COMPUTE:
1256 break;
1257 default:
1258 return 0;
1259 }
1260
1261 unsigned max_workgroup_size = sizes[0] * sizes[1] * sizes[2];
1262 return max_workgroup_size;
1263 }
1264
1265 unsigned
1266 radv_get_max_waves(struct radv_device *device,
1267 struct radv_shader_variant *variant,
1268 gl_shader_stage stage)
1269 {
1270 enum chip_class chip_class = device->physical_device->rad_info.chip_class;
1271 unsigned lds_increment = chip_class >= GFX7 ? 512 : 256;
1272 uint8_t wave_size = variant->info.wave_size;
1273 struct ac_shader_config *conf = &variant->config;
1274 unsigned max_simd_waves;
1275 unsigned lds_per_wave = 0;
1276
1277 max_simd_waves = device->physical_device->rad_info.max_wave64_per_simd;
1278
1279 if (stage == MESA_SHADER_FRAGMENT) {
1280 lds_per_wave = conf->lds_size * lds_increment +
1281 align(variant->info.ps.num_interp * 48,
1282 lds_increment);
1283 } else if (stage == MESA_SHADER_COMPUTE) {
1284 unsigned max_workgroup_size =
1285 radv_get_max_workgroup_size(chip_class, stage, variant->info.cs.block_size);
1286 lds_per_wave = (conf->lds_size * lds_increment) /
1287 DIV_ROUND_UP(max_workgroup_size, wave_size);
1288 }
1289
1290 if (conf->num_sgprs)
1291 max_simd_waves =
1292 MIN2(max_simd_waves,
1293 device->physical_device->rad_info.num_physical_sgprs_per_simd /
1294 conf->num_sgprs);
1295
1296 if (conf->num_vgprs)
1297 max_simd_waves =
1298 MIN2(max_simd_waves,
1299 RADV_NUM_PHYSICAL_VGPRS / conf->num_vgprs);
1300
1301 /* LDS is 64KB per CU (4 SIMDs), divided into 16KB blocks per SIMD
1302 * that PS can use.
1303 */
1304 if (lds_per_wave)
1305 max_simd_waves = MIN2(max_simd_waves, 16384 / lds_per_wave);
1306
1307 return max_simd_waves;
1308 }
1309
1310 static void
1311 generate_shader_stats(struct radv_device *device,
1312 struct radv_shader_variant *variant,
1313 gl_shader_stage stage,
1314 struct _mesa_string_buffer *buf)
1315 {
1316 struct ac_shader_config *conf = &variant->config;
1317 unsigned max_simd_waves = radv_get_max_waves(device, variant, stage);
1318
1319 if (stage == MESA_SHADER_FRAGMENT) {
1320 _mesa_string_buffer_printf(buf, "*** SHADER CONFIG ***\n"
1321 "SPI_PS_INPUT_ADDR = 0x%04x\n"
1322 "SPI_PS_INPUT_ENA = 0x%04x\n",
1323 conf->spi_ps_input_addr, conf->spi_ps_input_ena);
1324 }
1325
1326 _mesa_string_buffer_printf(buf, "*** SHADER STATS ***\n"
1327 "SGPRS: %d\n"
1328 "VGPRS: %d\n"
1329 "Spilled SGPRs: %d\n"
1330 "Spilled VGPRs: %d\n"
1331 "PrivMem VGPRS: %d\n"
1332 "Code Size: %d bytes\n"
1333 "LDS: %d blocks\n"
1334 "Scratch: %d bytes per wave\n"
1335 "Max Waves: %d\n"
1336 "********************\n\n\n",
1337 conf->num_sgprs, conf->num_vgprs,
1338 conf->spilled_sgprs, conf->spilled_vgprs,
1339 variant->info.private_mem_vgprs, variant->exec_size,
1340 conf->lds_size, conf->scratch_bytes_per_wave,
1341 max_simd_waves);
1342 }
1343
1344 void
1345 radv_shader_dump_stats(struct radv_device *device,
1346 struct radv_shader_variant *variant,
1347 gl_shader_stage stage,
1348 FILE *file)
1349 {
1350 struct _mesa_string_buffer *buf = _mesa_string_buffer_create(NULL, 256);
1351
1352 generate_shader_stats(device, variant, stage, buf);
1353
1354 fprintf(file, "\n%s:\n", radv_get_shader_name(&variant->info, stage));
1355 fprintf(file, "%s", buf->buf);
1356
1357 _mesa_string_buffer_destroy(buf);
1358 }
1359
1360 VkResult
1361 radv_GetShaderInfoAMD(VkDevice _device,
1362 VkPipeline _pipeline,
1363 VkShaderStageFlagBits shaderStage,
1364 VkShaderInfoTypeAMD infoType,
1365 size_t* pInfoSize,
1366 void* pInfo)
1367 {
1368 RADV_FROM_HANDLE(radv_device, device, _device);
1369 RADV_FROM_HANDLE(radv_pipeline, pipeline, _pipeline);
1370 gl_shader_stage stage = vk_to_mesa_shader_stage(shaderStage);
1371 struct radv_shader_variant *variant = pipeline->shaders[stage];
1372 struct _mesa_string_buffer *buf;
1373 VkResult result = VK_SUCCESS;
1374
1375 /* Spec doesn't indicate what to do if the stage is invalid, so just
1376 * return no info for this. */
1377 if (!variant)
1378 return vk_error(device->instance, VK_ERROR_FEATURE_NOT_PRESENT);
1379
1380 switch (infoType) {
1381 case VK_SHADER_INFO_TYPE_STATISTICS_AMD:
1382 if (!pInfo) {
1383 *pInfoSize = sizeof(VkShaderStatisticsInfoAMD);
1384 } else {
1385 unsigned lds_multiplier = device->physical_device->rad_info.chip_class >= GFX7 ? 512 : 256;
1386 struct ac_shader_config *conf = &variant->config;
1387
1388 VkShaderStatisticsInfoAMD statistics = {};
1389 statistics.shaderStageMask = shaderStage;
1390 statistics.numPhysicalVgprs = RADV_NUM_PHYSICAL_VGPRS;
1391 statistics.numPhysicalSgprs = device->physical_device->rad_info.num_physical_sgprs_per_simd;
1392 statistics.numAvailableSgprs = statistics.numPhysicalSgprs;
1393
1394 if (stage == MESA_SHADER_COMPUTE) {
1395 unsigned *local_size = variant->info.cs.block_size;
1396 unsigned workgroup_size = local_size[0] * local_size[1] * local_size[2];
1397
1398 statistics.numAvailableVgprs = statistics.numPhysicalVgprs /
1399 ceil((double)workgroup_size / statistics.numPhysicalVgprs);
1400
1401 statistics.computeWorkGroupSize[0] = local_size[0];
1402 statistics.computeWorkGroupSize[1] = local_size[1];
1403 statistics.computeWorkGroupSize[2] = local_size[2];
1404 } else {
1405 statistics.numAvailableVgprs = statistics.numPhysicalVgprs;
1406 }
1407
1408 statistics.resourceUsage.numUsedVgprs = conf->num_vgprs;
1409 statistics.resourceUsage.numUsedSgprs = conf->num_sgprs;
1410 statistics.resourceUsage.ldsSizePerLocalWorkGroup = 32768;
1411 statistics.resourceUsage.ldsUsageSizeInBytes = conf->lds_size * lds_multiplier;
1412 statistics.resourceUsage.scratchMemUsageInBytes = conf->scratch_bytes_per_wave;
1413
1414 size_t size = *pInfoSize;
1415 *pInfoSize = sizeof(statistics);
1416
1417 memcpy(pInfo, &statistics, MIN2(size, *pInfoSize));
1418
1419 if (size < *pInfoSize)
1420 result = VK_INCOMPLETE;
1421 }
1422
1423 break;
1424 case VK_SHADER_INFO_TYPE_DISASSEMBLY_AMD:
1425 buf = _mesa_string_buffer_create(NULL, 1024);
1426
1427 _mesa_string_buffer_printf(buf, "%s:\n", radv_get_shader_name(&variant->info, stage));
1428 _mesa_string_buffer_printf(buf, "%s\n\n", variant->ir_string);
1429 _mesa_string_buffer_printf(buf, "%s\n\n", variant->disasm_string);
1430 generate_shader_stats(device, variant, stage, buf);
1431
1432 /* Need to include the null terminator. */
1433 size_t length = buf->length + 1;
1434
1435 if (!pInfo) {
1436 *pInfoSize = length;
1437 } else {
1438 size_t size = *pInfoSize;
1439 *pInfoSize = length;
1440
1441 memcpy(pInfo, buf->buf, MIN2(size, length));
1442
1443 if (size < length)
1444 result = VK_INCOMPLETE;
1445 }
1446
1447 _mesa_string_buffer_destroy(buf);
1448 break;
1449 default:
1450 /* VK_SHADER_INFO_TYPE_BINARY_AMD unimplemented for now. */
1451 result = VK_ERROR_FEATURE_NOT_PRESENT;
1452 break;
1453 }
1454
1455 return result;
1456 }