2 * Copyright (c) 2003-2004 The Regents of The University of Michigan
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
32 #include "arch/alpha/process.hh"
34 #include "arch/alpha/isa_traits.hh"
35 #include "base/loader/elf_object.hh"
36 #include "base/loader/object_file.hh"
37 #include "base/misc.hh"
38 #include "cpu/thread_context.hh"
39 #include "debug/Loader.hh"
40 #include "mem/page_table.hh"
41 #include "sim/aux_vector.hh"
42 #include "sim/byteswap.hh"
43 #include "sim/process_impl.hh"
44 #include "sim/syscall_return.hh"
45 #include "sim/system.hh"
47 using namespace AlphaISA
;
50 AlphaProcess::AlphaProcess(ProcessParams
*params
, ObjectFile
*objFile
)
51 : Process(params
, objFile
)
53 memState
->brkPoint
= objFile
->dataBase() + objFile
->dataSize() +
55 memState
->brkPoint
= roundUp(memState
->brkPoint
, PageBytes
);
57 // Set up stack. On Alpha, stack goes below text section. This
58 // code should get moved to some architecture-specific spot.
59 memState
->stackBase
= objFile
->textBase() - (409600+4096);
61 // Set up region for mmaps. Tru64 seems to start just above 0 and
62 // grow up from there.
63 memState
->mmapEnd
= 0x10000;
65 // Set pointer for next thread stack. Reserve 8M for main stack.
66 memState
->nextThreadStackBase
= memState
->stackBase
- (8 * 1024 * 1024);
71 AlphaProcess::argsInit(int intSize
, int pageSize
)
73 // Patch the ld_bias for dynamic executables.
76 objFile
->loadSections(initVirtMem
);
78 typedef AuxVector
<uint64_t> auxv_t
;
79 std::vector
<auxv_t
> auxv
;
81 ElfObject
* elfObject
= dynamic_cast<ElfObject
*>(objFile
);
84 // modern glibc uses a bunch of auxiliary vectors to set up
85 // TLS as well as do a bunch of other stuff
86 // these vectors go on the bottom of the stack, below argc/argv/envp
87 // pointers but above actual arg strings
88 // I don't have all the ones glibc looks at here, but so far it doesn't
89 // seem to be a problem.
90 // check out _dl_aux_init() in glibc/elf/dl-support.c for details
92 auxv
.push_back(auxv_t(M5_AT_PAGESZ
, AlphaISA::PageBytes
));
93 auxv
.push_back(auxv_t(M5_AT_CLKTCK
, 100));
94 auxv
.push_back(auxv_t(M5_AT_PHDR
, elfObject
->programHeaderTable()));
95 DPRINTF(Loader
, "auxv at PHDR %08p\n", elfObject
->programHeaderTable());
96 auxv
.push_back(auxv_t(M5_AT_PHNUM
, elfObject
->programHeaderCount()));
97 // This is the base address of the ELF interpreter; it should be
98 // zero for static executables or contain the base address for
99 // dynamic executables.
100 auxv
.push_back(auxv_t(M5_AT_BASE
, getBias()));
101 auxv
.push_back(auxv_t(M5_AT_ENTRY
, objFile
->entryPoint()));
102 auxv
.push_back(auxv_t(M5_AT_UID
, uid()));
103 auxv
.push_back(auxv_t(M5_AT_EUID
, euid()));
104 auxv
.push_back(auxv_t(M5_AT_GID
, gid()));
105 auxv
.push_back(auxv_t(M5_AT_EGID
, egid()));
109 // Calculate how much space we need for arg & env & auxv arrays.
110 int argv_array_size
= intSize
* (argv
.size() + 1);
111 int envp_array_size
= intSize
* (envp
.size() + 1);
112 int auxv_array_size
= intSize
* 2 * (auxv
.size() + 1);
114 int arg_data_size
= 0;
115 for (vector
<string
>::size_type i
= 0; i
< argv
.size(); ++i
) {
116 arg_data_size
+= argv
[i
].size() + 1;
118 int env_data_size
= 0;
119 for (vector
<string
>::size_type i
= 0; i
< envp
.size(); ++i
) {
120 env_data_size
+= envp
[i
].size() + 1;
130 if (space_needed
< 32*1024)
131 space_needed
= 32*1024;
133 // set bottom of stack
134 memState
->stackMin
= memState
->stackBase
- space_needed
;
136 memState
->stackMin
= roundDown(memState
->stackMin
, pageSize
);
137 memState
->stackSize
= memState
->stackBase
- memState
->stackMin
;
139 allocateMem(memState
->stackMin
, roundUp(memState
->stackSize
, pageSize
));
141 // map out initial stack contents
142 Addr argv_array_base
= memState
->stackMin
+ intSize
; // room for argc
143 Addr envp_array_base
= argv_array_base
+ argv_array_size
;
144 Addr auxv_array_base
= envp_array_base
+ envp_array_size
;
145 Addr arg_data_base
= auxv_array_base
+ auxv_array_size
;
146 Addr env_data_base
= arg_data_base
+ arg_data_size
;
148 // write contents to stack
149 uint64_t argc
= argv
.size();
151 argc
= htog((uint64_t)argc
);
152 else if (intSize
== 4)
153 argc
= htog((uint32_t)argc
);
155 panic("Unknown int size");
157 initVirtMem
.writeBlob(memState
->stackMin
, (uint8_t*)&argc
, intSize
);
159 copyStringArray(argv
, argv_array_base
, arg_data_base
, initVirtMem
);
160 copyStringArray(envp
, envp_array_base
, env_data_base
, initVirtMem
);
163 for (vector
<auxv_t
>::size_type x
= 0; x
< auxv
.size(); x
++) {
164 initVirtMem
.writeBlob(auxv_array_base
+ x
* 2 * intSize
,
165 (uint8_t*)&(auxv
[x
].a_type
), intSize
);
166 initVirtMem
.writeBlob(auxv_array_base
+ (x
* 2 + 1) * intSize
,
167 (uint8_t*)&(auxv
[x
].a_val
), intSize
);
170 ThreadContext
*tc
= system
->getThreadContext(contextIds
[0]);
172 setSyscallArg(tc
, 0, argc
);
173 setSyscallArg(tc
, 1, argv_array_base
);
174 tc
->setIntReg(StackPointerReg
, memState
->stackMin
);
176 tc
->pcState(getStartPC());
180 AlphaProcess::setupASNReg()
182 ThreadContext
*tc
= system
->getThreadContext(contextIds
[0]);
183 tc
->setMiscRegNoEffect(IPR_DTB_ASN
, _pid
<< 57);
188 AlphaProcess::loadState(CheckpointIn
&cp
)
190 Process::loadState(cp
);
191 // need to set up ASN after unserialization since _pid value may
192 // come from checkpoint
198 AlphaProcess::initState()
200 // need to set up ASN before further initialization since init
201 // will involve writing to virtual memory addresses
204 Process::initState();
206 argsInit(MachineBytes
, PageBytes
);
208 ThreadContext
*tc
= system
->getThreadContext(contextIds
[0]);
209 tc
->setIntReg(GlobalPointerReg
, objFile
->globalPointer());
210 //Operate in user mode
211 tc
->setMiscRegNoEffect(IPR_ICM
, mode_user
<< 3);
212 tc
->setMiscRegNoEffect(IPR_DTB_CM
, mode_user
<< 3);
213 //No super page mapping
214 tc
->setMiscRegNoEffect(IPR_MCSR
, 0);
218 AlphaProcess::getSyscallArg(ThreadContext
*tc
, int &i
)
221 return tc
->readIntReg(FirstArgumentReg
+ i
++);
225 AlphaProcess::setSyscallArg(ThreadContext
*tc
, int i
, AlphaISA::IntReg val
)
228 tc
->setIntReg(FirstArgumentReg
+ i
, val
);
232 AlphaProcess::setSyscallReturn(ThreadContext
*tc
, SyscallReturn sysret
)
234 // check for error condition. Alpha syscall convention is to
235 // indicate success/failure in reg a3 (r19) and put the
236 // return value itself in the standard return value reg (v0).
237 if (sysret
.successful()) {
239 tc
->setIntReg(SyscallSuccessReg
, 0);
240 tc
->setIntReg(ReturnValueReg
, sysret
.returnValue());
242 // got an error, return details
243 tc
->setIntReg(SyscallSuccessReg
, (IntReg
)-1);
244 tc
->setIntReg(ReturnValueReg
, sysret
.errnoValue());