kvm,arm: Update the KVM ARM v8 CPU to use vector regs.
[gem5.git] / src / arch / arm / ArmSemihosting.py
1 # Copyright (c) 2018 ARM Limited
2 # All rights reserved.
3 #
4 # The license below extends only to copyright in the software and shall
5 # not be construed as granting a license to any other intellectual
6 # property including but not limited to intellectual property relating
7 # to a hardware implementation of the functionality of the software
8 # licensed hereunder. You may use the software subject to the license
9 # terms below provided that you ensure that this notice is replicated
10 # unmodified and in its entirety in all distributions of the software,
11 # modified or unmodified, in source code or in binary form.
12 #
13 # Redistribution and use in source and binary forms, with or without
14 # modification, are permitted provided that the following conditions are
15 # met: redistributions of source code must retain the above copyright
16 # notice, this list of conditions and the following disclaimer;
17 # redistributions in binary form must reproduce the above copyright
18 # notice, this list of conditions and the following disclaimer in the
19 # documentation and/or other materials provided with the distribution;
20 # neither the name of the copyright holders nor the names of its
21 # contributors may be used to endorse or promote products derived from
22 # this software without specific prior written permission.
23 #
24 # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
25 # "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
26 # LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
27 # A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
28 # OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
29 # SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
30 # LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
31 # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
32 # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
33 # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
34 # OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
35 #
36 # Authors: Andreas Sandberg
37
38 from m5.params import *
39 from m5.SimObject import *
40
41 from m5.objects.Serial import SerialDevice
42 from m5.objects.Terminal import Terminal
43
44 class ArmSemihosting(SimObject):
45 type = 'ArmSemihosting'
46 cxx_header = "arch/arm/semihosting.hh"
47
48 cmd_line = Param.String("", "Command line to report to guest");
49 stdin = Param.String("stdin",
50 "Standard input (stdin for gem5's terminal)")
51 stdout = Param.String("stdout",
52 "Standard output (stdout for gem5's terminal)")
53 stderr = Param.String("stderr",
54 "Standard error (stderr for gem5's terminal)")
55
56 mem_reserve = Param.MemorySize("32MB",
57 "Amount of memory to reserve at the start of the address map. This "
58 "memory won't be used by the heap reported to an application.");
59 stack_size = Param.MemorySize("32MB", "Application stack size");
60
61 time = Param.Time('01/01/2009',
62 "System time to use ('Now' for actual time)")