6555ea92ec535121fa5f88a55f0cd0ef546e6ff8
1 # Copyright (c) 2009, 2012-2013, 2015-2020 ARM Limited
4 # The license below extends only to copyright in the software and shall
5 # not be construed as granting a license to any other intellectual
6 # property including but not limited to intellectual property relating
7 # to a hardware implementation of the functionality of the software
8 # licensed hereunder. You may use the software subject to the license
9 # terms below provided that you ensure that this notice is replicated
10 # unmodified and in its entirety in all distributions of the software,
11 # modified or unmodified, in source code or in binary form.
13 # Redistribution and use in source and binary forms, with or without
14 # modification, are permitted provided that the following conditions are
15 # met: redistributions of source code must retain the above copyright
16 # notice, this list of conditions and the following disclaimer;
17 # redistributions in binary form must reproduce the above copyright
18 # notice, this list of conditions and the following disclaimer in the
19 # documentation and/or other materials provided with the distribution;
20 # neither the name of the copyright holders nor the names of its
21 # contributors may be used to endorse or promote products derived from
22 # this software without specific prior written permission.
24 # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
25 # "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
26 # LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
27 # A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
28 # OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
29 # SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
30 # LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
31 # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
32 # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
33 # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
34 # OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36 from m5
.params
import *
37 from m5
.options
import *
38 from m5
.SimObject
import *
39 from m5
.util
.fdthelper
import *
41 from m5
.objects
.System
import System
42 from m5
.objects
.ArmSemihosting
import ArmSemihosting
44 class SveVectorLength(UInt8
): min = 1; max = 16
46 class ArmSystem(System
):
48 cxx_header
= "arch/arm/system.hh"
49 multi_proc
= Param
.Bool(True, "Multiprocessor system?")
50 gic_cpu_addr
= Param
.Addr(0, "Addres of the GIC CPU interface")
51 flags_addr
= Param
.Addr(0, "Address of the flags register for MP booting")
52 have_security
= Param
.Bool(False,
53 "True if Security Extensions are implemented")
54 have_virtualization
= Param
.Bool(False,
55 "True if Virtualization Extensions are implemented")
56 have_crypto
= Param
.Bool(False,
57 "True if Crypto Extensions is implemented")
58 have_lpae
= Param
.Bool(True, "True if LPAE is implemented")
59 reset_addr
= Param
.Addr(0x0,
60 "Reset address (ARMv8)")
61 auto_reset_addr
= Param
.Bool(True,
62 "Determine reset address from kernel entry point if no boot loader")
63 highest_el_is_64
= Param
.Bool(False,
64 "True if the register width of the highest implemented exception level "
66 phys_addr_range_64
= Param
.UInt8(40,
67 "Supported physical address range in bits when using AArch64 (ARMv8)")
68 have_large_asid_64
= Param
.Bool(False,
69 "True if ASID is 16 bits in AArch64 (ARMv8)")
70 have_sve
= Param
.Bool(True,
71 "True if SVE is implemented (ARMv8)")
72 sve_vl
= Param
.SveVectorLength(1,
73 "SVE vector length in quadwords (128-bit)")
74 have_lse
= Param
.Bool(True,
75 "True if LSE is implemented (ARMv8.1)")
76 have_pan
= Param
.Bool(True,
77 "True if Priviledge Access Never is implemented (ARMv8.1)")
79 semihosting
= Param
.ArmSemihosting(NULL
,
80 "Enable support for the Arm semihosting by settings this parameter")
82 m5ops_base
= Param
.Addr(0,
83 "Base of the 64KiB PA range used for memory-mapped m5ops. Set to 0 "
86 # Set to true if simulation provides a PSCI implementation
87 # This flag will be checked when auto-generating
88 # a PSCI node. A client (e.g Linux) would then be able to
89 # know if it can use the PSCI APIs
92 def generateDtb(self
, filename
):
94 Autogenerate DTB. Arguments are the folder where the DTB
95 will be stored, and the name of the DTB file.
97 state
= FdtState(addr_cells
=2, size_cells
=2, cpu_cells
=1)
98 rootNode
= self
.generateDeviceTree(state
)
101 fdt
.add_rootnode(rootNode
)
102 fdt
.writeDtbFile(filename
)
105 def generateDeviceTree(self
, state
):
106 # Generate a device tree root node for the system by creating the root
107 # node and adding the generated subnodes of all children.
108 # When a child needs to add multiple nodes, this is done by also
109 # creating a node called '/' which will then be merged with the
110 # root instead of appended.
112 def generateMemNode(mem_range
):
113 node
= FdtNode("memory@%x" % long(mem_range
.start
))
114 node
.append(FdtPropertyStrings("device_type", ["memory"]))
115 node
.append(FdtPropertyWords("reg",
116 state
.addrCells(mem_range
.start
) +
117 state
.sizeCells(mem_range
.size()) ))
121 root
.append(state
.addrCellsProperty())
122 root
.append(state
.sizeCellsProperty())
125 for mem_range
in self
.mem_ranges
:
126 root
.append(generateMemNode(mem_range
))
128 for node
in self
.recurseDeviceTree(state
):
129 # Merge root nodes instead of adding them (for children
130 # that need to add multiple root level nodes)
131 if node
.get_name() == root
.get_name():