1 # Copyright (c) 2009, 2012-2013, 2015-2018 ARM Limited
4 # The license below extends only to copyright in the software and shall
5 # not be construed as granting a license to any other intellectual
6 # property including but not limited to intellectual property relating
7 # to a hardware implementation of the functionality of the software
8 # licensed hereunder. You may use the software subject to the license
9 # terms below provided that you ensure that this notice is replicated
10 # unmodified and in its entirety in all distributions of the software,
11 # modified or unmodified, in source code or in binary form.
13 # Redistribution and use in source and binary forms, with or without
14 # modification, are permitted provided that the following conditions are
15 # met: redistributions of source code must retain the above copyright
16 # notice, this list of conditions and the following disclaimer;
17 # redistributions in binary form must reproduce the above copyright
18 # notice, this list of conditions and the following disclaimer in the
19 # documentation and/or other materials provided with the distribution;
20 # neither the name of the copyright holders nor the names of its
21 # contributors may be used to endorse or promote products derived from
22 # this software without specific prior written permission.
24 # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
25 # "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
26 # LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
27 # A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
28 # OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
29 # SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
30 # LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
31 # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
32 # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
33 # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
34 # OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39 from m5
.params
import *
40 from m5
.options
import *
41 from m5
.SimObject
import *
42 from m5
.util
.fdthelper
import *
44 from m5
.objects
.System
import System
45 from m5
.objects
.ArmSemihosting
import ArmSemihosting
47 class ArmMachineType(Enum
):
50 'VExpress_EMM' : 2272,
51 'VExpress_EMM64' : 2272,
55 class SveVectorLength(UInt8
): min = 1; max = 16
57 class ArmSystem(System
):
59 cxx_header
= "arch/arm/system.hh"
60 multi_proc
= Param
.Bool(True, "Multiprocessor system?")
61 boot_loader
= VectorParam
.String([],
62 "File that contains the boot loader code. Zero or more files may be "
63 "specified. The first boot loader that matches the kernel's "
64 "architecture will be used.")
65 gic_cpu_addr
= Param
.Addr(0, "Addres of the GIC CPU interface")
66 flags_addr
= Param
.Addr(0, "Address of the flags register for MP booting")
67 have_security
= Param
.Bool(False,
68 "True if Security Extensions are implemented")
69 have_virtualization
= Param
.Bool(False,
70 "True if Virtualization Extensions are implemented")
71 have_crypto
= Param
.Bool(False,
72 "True if Crypto Extensions is implemented")
73 have_lpae
= Param
.Bool(True, "True if LPAE is implemented")
74 reset_addr
= Param
.Addr(0x0,
75 "Reset address (ARMv8)")
76 auto_reset_addr
= Param
.Bool(False,
77 "Determine reset address from kernel entry point if no boot loader")
78 highest_el_is_64
= Param
.Bool(False,
79 "True if the register width of the highest implemented exception level "
81 phys_addr_range_64
= Param
.UInt8(40,
82 "Supported physical address range in bits when using AArch64 (ARMv8)")
83 have_large_asid_64
= Param
.Bool(False,
84 "True if ASID is 16 bits in AArch64 (ARMv8)")
85 have_sve
= Param
.Bool(True,
86 "True if SVE is implemented (ARMv8)")
87 sve_vl
= Param
.SveVectorLength(1,
88 "SVE vector length in quadwords (128-bit)")
90 semihosting
= Param
.ArmSemihosting(NULL
,
91 "Enable support for the Arm semihosting by settings this parameter")
93 m5ops_base
= Param
.Addr(0,
94 "Base of the 64KiB PA range used for memory-mapped m5ops. Set to 0 "
97 def generateDeviceTree(self
, state
):
98 # Generate a device tree root node for the system by creating the root
99 # node and adding the generated subnodes of all children.
100 # When a child needs to add multiple nodes, this is done by also
101 # creating a node called '/' which will then be merged with the
102 # root instead of appended.
104 def generateMemNode(mem_range
):
105 node
= FdtNode("memory@%x" % long(mem_range
.start
))
106 node
.append(FdtPropertyStrings("device_type", ["memory"]))
107 node
.append(FdtPropertyWords("reg",
108 state
.addrCells(mem_range
.start
) +
109 state
.sizeCells(mem_range
.size()) ))
113 root
.append(state
.addrCellsProperty())
114 root
.append(state
.sizeCellsProperty())
117 for mem_range
in self
.mem_ranges
:
118 root
.append(generateMemNode(mem_range
))
120 for node
in self
.recurseDeviceTree(state
):
121 # Merge root nodes instead of adding them (for children
122 # that need to add multiple root level nodes)
123 if node
.get_name() == root
.get_name():
130 class GenericArmSystem(ArmSystem
):
131 type = 'GenericArmSystem'
132 cxx_header
= "arch/arm/system.hh"
133 machine_type
= Param
.ArmMachineType('DTOnly',
134 "Machine id from http://www.arm.linux.org.uk/developer/machines/")
135 atags_addr
= Param
.Addr("Address where default atags structure should " \
137 dtb_filename
= Param
.String("",
138 "File that contains the Device Tree Blob. Don't use DTB if empty.")
139 early_kernel_symbols
= Param
.Bool(False,
140 "enable early kernel symbol tables before MMU")
141 enable_context_switch_stats_dump
= Param
.Bool(False, "enable stats/task info dumping at context switch boundaries")
143 panic_on_panic
= Param
.Bool(False, "Trigger a gem5 panic if the " \
144 "guest kernel panics")
145 panic_on_oops
= Param
.Bool(False, "Trigger a gem5 panic if the " \
146 "guest kernel oopses")
148 def generateDtb(self
, outdir
, filename
):
150 Autogenerate DTB. Arguments are the folder where the DTB
151 will be stored, and the name of the DTB file.
153 state
= FdtState(addr_cells
=2, size_cells
=2, cpu_cells
=1)
154 rootNode
= self
.generateDeviceTree(state
)
157 fdt
.add_rootnode(rootNode
)
158 dtb_filename
= os
.path
.join(outdir
, filename
)
159 self
.dtb_filename
= fdt
.writeDtbFile(dtb_filename
)
161 class LinuxArmSystem(GenericArmSystem
):
162 type = 'LinuxArmSystem'
163 cxx_header
= "arch/arm/linux/system.hh"
167 """Dump dmesg from the simulated kernel to standard out"""
170 # Have Linux systems for ARM auto-calc their load_addr_mask for proper
174 class FreebsdArmSystem(GenericArmSystem
):
175 type = 'FreebsdArmSystem'
176 cxx_header
= "arch/arm/freebsd/system.hh"