2 * Copyright (c) 2011-2013 ARM Limited
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
14 * Redistribution and use in source and binary forms, with or without
15 * modification, are permitted provided that the following conditions are
16 * met: redistributions of source code must retain the above copyright
17 * notice, this list of conditions and the following disclaimer;
18 * redistributions in binary form must reproduce the above copyright
19 * notice, this list of conditions and the following disclaimer in the
20 * documentation and/or other materials provided with the distribution;
21 * neither the name of the copyright holders nor the names of its
22 * contributors may be used to endorse or promote products derived from
23 * this software without specific prior written permission.
25 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39 #ifndef __ARCH_ARM_MEM64_HH__
40 #define __ARCH_ARM_MEM64_HH__
42 #include "arch/arm/insts/static_inst.hh"
47 class SysDC64 : public ArmStaticInst
54 SysDC64(const char *mnem, ExtMachInst _machInst, OpClass __opClass,
55 IntRegIndex _base, IntRegIndex _dest, uint64_t _imm)
56 : ArmStaticInst(mnem, _machInst, __opClass), base(_base), dest(_dest),
59 std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
62 class MightBeMicro64 : public ArmStaticInst
65 MightBeMicro64(const char *mnem, ExtMachInst _machInst, OpClass __opClass)
66 : ArmStaticInst(mnem, _machInst, __opClass)
70 advancePC(PCState &pcState) const
72 if (flags[IsLastMicroop]) {
74 } else if (flags[IsMicroop]) {
82 class Memory64 : public MightBeMicro64
95 /// True if the base register is SP (used for SP alignment checking).
97 static const unsigned numMicroops = 3;
101 Memory64(const char *mnem, ExtMachInst _machInst, OpClass __opClass,
102 IntRegIndex _dest, IntRegIndex _base)
103 : MightBeMicro64(mnem, _machInst, __opClass),
104 dest(_dest), base(_base), uops(NULL), memAccessFlags(0)
106 baseIsSP = isSP(_base);
116 fetchMicroop(MicroPC microPC) const
118 assert(uops != NULL && microPC < numMicroops);
119 return uops[microPC];
122 void startDisassembly(std::ostream &os) const;
124 unsigned memAccessFlags;
126 void setExcAcRel(bool exclusive, bool acrel);
129 class MemoryImm64 : public Memory64
134 MemoryImm64(const char *mnem, ExtMachInst _machInst, OpClass __opClass,
135 IntRegIndex _dest, IntRegIndex _base, int64_t _imm)
136 : Memory64(mnem, _machInst, __opClass, _dest, _base), imm(_imm)
139 std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
142 class MemoryDImm64 : public MemoryImm64
147 MemoryDImm64(const char *mnem, ExtMachInst _machInst, OpClass __opClass,
148 IntRegIndex _dest, IntRegIndex _dest2, IntRegIndex _base,
150 : MemoryImm64(mnem, _machInst, __opClass, _dest, _base, _imm),
154 std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
157 class MemoryDImmEx64 : public MemoryDImm64
162 MemoryDImmEx64(const char *mnem, ExtMachInst _machInst, OpClass __opClass,
163 IntRegIndex _result, IntRegIndex _dest, IntRegIndex _dest2,
164 IntRegIndex _base, int32_t _imm)
165 : MemoryDImm64(mnem, _machInst, __opClass, _dest, _dest2,
166 _base, _imm), result(_result)
169 std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
172 class MemoryPreIndex64 : public MemoryImm64
175 MemoryPreIndex64(const char *mnem, ExtMachInst _machInst,
176 OpClass __opClass, IntRegIndex _dest, IntRegIndex _base,
178 : MemoryImm64(mnem, _machInst, __opClass, _dest, _base, _imm)
181 std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
184 class MemoryPostIndex64 : public MemoryImm64
187 MemoryPostIndex64(const char *mnem, ExtMachInst _machInst,
188 OpClass __opClass, IntRegIndex _dest, IntRegIndex _base,
190 : MemoryImm64(mnem, _machInst, __opClass, _dest, _base, _imm)
193 std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
196 class MemoryReg64 : public Memory64
203 MemoryReg64(const char *mnem, ExtMachInst _machInst,
204 OpClass __opClass, IntRegIndex _dest, IntRegIndex _base,
205 IntRegIndex _offset, ArmExtendType _type,
207 : Memory64(mnem, _machInst, __opClass, _dest, _base),
208 offset(_offset), type(_type), shiftAmt(_shiftAmt)
211 std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
214 class MemoryRaw64 : public Memory64
217 MemoryRaw64(const char *mnem, ExtMachInst _machInst,
218 OpClass __opClass, IntRegIndex _dest, IntRegIndex _base)
219 : Memory64(mnem, _machInst, __opClass, _dest, _base)
222 std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
225 class MemoryEx64 : public Memory64
230 MemoryEx64(const char *mnem, ExtMachInst _machInst,
231 OpClass __opClass, IntRegIndex _dest, IntRegIndex _base,
233 : Memory64(mnem, _machInst, __opClass, _dest, _base), result(_result)
236 std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
239 class MemoryLiteral64 : public Memory64
244 MemoryLiteral64(const char *mnem, ExtMachInst _machInst,
245 OpClass __opClass, IntRegIndex _dest, int64_t _imm)
246 : Memory64(mnem, _machInst, __opClass, _dest, INTREG_ZERO), imm(_imm)
249 std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
253 #endif //__ARCH_ARM_INSTS_MEM_HH__