2 * Copyright (c) 2010 ARM Limited
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
14 * Redistribution and use in source and binary forms, with or without
15 * modification, are permitted provided that the following conditions are
16 * met: redistributions of source code must retain the above copyright
17 * notice, this list of conditions and the following disclaimer;
18 * redistributions in binary form must reproduce the above copyright
19 * notice, this list of conditions and the following disclaimer in the
20 * documentation and/or other materials provided with the distribution;
21 * neither the name of the copyright holders nor the names of its
22 * contributors may be used to endorse or promote products derived from
23 * this software without specific prior written permission.
25 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
40 #include "arch/arm/insts/misc.hh"
43 MrsOp::generateDisassembly(Addr pc
, const SymbolTable
*symtab
) const
49 bool foundPsr
= false;
50 for (unsigned i
= 0; i
< numSrcRegs(); i
++) {
51 int idx
= srcRegIdx(i
);
52 if (idx
< Ctrl_Base_DepTag
) {
55 idx
-= Ctrl_Base_DepTag
;
56 if (idx
== MISCREG_CPSR
) {
61 if (idx
== MISCREG_SPSR
) {
74 MsrBase::printMsrBase(std::ostream
&os
) const
78 bool foundPsr
= false;
79 for (unsigned i
= 0; i
< numDestRegs(); i
++) {
80 int idx
= destRegIdx(i
);
81 if (idx
< Ctrl_Base_DepTag
) {
84 idx
-= Ctrl_Base_DepTag
;
85 if (idx
== MISCREG_CPSR
) {
90 if (idx
== MISCREG_SPSR
) {
91 if (bits(byteMask
, 1, 0)) {
105 if (bits(byteMask
, 3)) {
112 if (bits(byteMask
, 2)) {
119 if (bits(byteMask
, 1)) {
122 if (bits(byteMask
, 0)) {
128 MsrImmOp::generateDisassembly(Addr pc
, const SymbolTable
*symtab
) const
130 std::stringstream ss
;
132 ccprintf(ss
, ", #%#x", imm
);
137 MsrRegOp::generateDisassembly(Addr pc
, const SymbolTable
*symtab
) const
139 std::stringstream ss
;
147 RevOp::generateDisassembly(Addr pc
, const SymbolTable
*symtab
) const
149 std::stringstream ss
;
158 RegImmRegOp::generateDisassembly(Addr pc
, const SymbolTable
*symtab
) const
160 std::stringstream ss
;
163 ccprintf(ss
, ", #%d, ", imm
);
169 RegImmRegShiftOp::generateDisassembly(Addr pc
, const SymbolTable
*symtab
) const
171 std::stringstream ss
;
174 ccprintf(ss
, ", #%d, ", imm
);
175 printShiftOperand(ss
, op1
, true, shiftAmt
, INTREG_ZERO
, shiftType
);