2 * Copyright (c) 2009 The Regents of The University of Michigan
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31 #ifndef __ARCH_ARM_ISA_HH__
32 #define __ARCH_MRM_ISA_HH__
34 #include "arch/arm/registers.hh"
35 #include "arch/arm/types.hh"
46 MiscReg miscRegs[NumMiscRegs];
47 const IntRegIndex *intRegMap;
50 updateRegMap(CPSR cpsr)
55 intRegMap = IntRegUsrMap;
58 intRegMap = IntRegFiqMap;
61 intRegMap = IntRegIrqMap;
64 intRegMap = IntRegSvcMap;
67 intRegMap = IntRegMonMap;
70 intRegMap = IntRegAbtMap;
73 intRegMap = IntRegUndMap;
76 panic("Unrecognized mode setting in CPSR.\n");
83 memset(miscRegs, 0, sizeof(miscRegs));
85 cpsr.mode = MODE_USER;
86 miscRegs[MISCREG_CPSR] = cpsr;
96 //XXX We need to initialize the rest of the state.
100 readMiscRegNoEffect(int misc_reg)
102 assert(misc_reg < NumMiscRegs);
103 if (misc_reg == MISCREG_SPSR) {
104 CPSR cpsr = miscRegs[MISCREG_CPSR];
107 return miscRegs[MISCREG_SPSR];
109 return miscRegs[MISCREG_SPSR_FIQ];
111 return miscRegs[MISCREG_SPSR_IRQ];
113 return miscRegs[MISCREG_SPSR_SVC];
115 return miscRegs[MISCREG_SPSR_MON];
117 return miscRegs[MISCREG_SPSR_ABT];
119 return miscRegs[MISCREG_SPSR_UND];
121 return miscRegs[MISCREG_SPSR];
124 return miscRegs[misc_reg];
128 readMiscReg(int misc_reg, ThreadContext *tc)
130 return readMiscRegNoEffect(misc_reg);
134 setMiscRegNoEffect(int misc_reg, const MiscReg &val)
136 assert(misc_reg < NumMiscRegs);
137 if (misc_reg == MISCREG_SPSR) {
138 CPSR cpsr = miscRegs[MISCREG_CPSR];
141 miscRegs[MISCREG_SPSR] = val;
144 miscRegs[MISCREG_SPSR_FIQ] = val;
147 miscRegs[MISCREG_SPSR_IRQ] = val;
150 miscRegs[MISCREG_SPSR_SVC] = val;
153 miscRegs[MISCREG_SPSR_MON] = val;
156 miscRegs[MISCREG_SPSR_ABT] = val;
159 miscRegs[MISCREG_SPSR_UND] = val;
162 miscRegs[MISCREG_SPSR] = val;
166 miscRegs[misc_reg] = val;
170 setMiscReg(int misc_reg, const MiscReg &val, ThreadContext *tc)
172 if (misc_reg == MISCREG_CPSR) {
175 return setMiscRegNoEffect(misc_reg, val);
179 flattenIntIndex(int reg)
182 if (reg < NUM_ARCH_INTREGS) {
183 return intRegMap[reg];
184 } else if (reg < NUM_INTREGS) {
188 assert(reg < NUM_ARCH_INTREGS);
194 flattenFloatIndex(int reg)
199 void serialize(EventManager *em, std::ostream &os)
201 void unserialize(EventManager *em, Checkpoint *cp,
202 const std::string §ion)