2 * Copyright (c) 2010, 2012-2013 ARM Limited
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
14 * Copyright (c) 2002-2005 The Regents of The University of Michigan
15 * Copyright (c) 2007-2008 The Florida State University
16 * All rights reserved.
18 * Redistribution and use in source and binary forms, with or without
19 * modification, are permitted provided that the following conditions are
20 * met: redistributions of source code must retain the above copyright
21 * notice, this list of conditions and the following disclaimer;
22 * redistributions in binary form must reproduce the above copyright
23 * notice, this list of conditions and the following disclaimer in the
24 * documentation and/or other materials provided with the distribution;
25 * neither the name of the copyright holders nor the names of its
26 * contributors may be used to endorse or promote products derived from
27 * this software without specific prior written permission.
29 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
30 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
31 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
32 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
33 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
34 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
35 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
36 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
37 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
38 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
39 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
46 #include "arch/arm/vtophys.hh"
50 #include "arch/arm/faults.hh"
51 #include "arch/arm/table_walker.hh"
52 #include "arch/arm/tlb.hh"
53 #include "base/chunk_generator.hh"
54 #include "base/trace.hh"
55 #include "cpu/thread_context.hh"
56 #include "mem/fs_translating_port_proxy.hh"
59 using namespace ArmISA
;
62 ArmISA::vtophys(Addr vaddr
)
64 fatal("VTOPHYS: Can't convert vaddr to paddr on ARM without a thread context");
67 static std::pair
<bool, Addr
>
68 try_translate(ThreadContext
*tc
, Addr addr
)
71 // Set up a functional memory Request to pass to the TLB
72 // to get it to translate the vaddr to a paddr
73 auto req
= std::make_shared
<Request
>(0, addr
, 64, 0x40, -1, 0, 0);
76 // Check the TLBs for a translation
77 // It's possible that there is a valid translation in the tlb
78 // that is no loger valid in the page table in memory
79 // so we need to check here first
81 // Calling translateFunctional invokes a table-walk if required
82 // so we should always succeed
83 tlb
= tc
->getDTBPtr();
84 fault
= tlb
->translateFunctional(req
, tc
, BaseTLB::Read
);
86 return std::make_pair(true, req
->getPaddr());
88 tlb
= tc
->getITBPtr();
89 fault
= tlb
->translateFunctional(req
, tc
, BaseTLB::Read
);
91 return std::make_pair(true, req
->getPaddr());
93 return std::make_pair(false, 0);
97 ArmISA::vtophys(ThreadContext
*tc
, Addr addr
)
99 const std::pair
<bool, Addr
> translation(try_translate(tc
, addr
));
101 if (translation
.first
)
102 return translation
.second
;
104 panic("Table walkers support functional accesses. We should never get here\n");
108 ArmISA::virtvalid(ThreadContext
*tc
, Addr vaddr
)
110 const std::pair
<bool, Addr
> translation(try_translate(tc
, vaddr
));
112 return translation
.first
;