2 * Copyright (c) 2003-2005 The Regents of The University of Michigan
3 * Copyright (c) 2007 MIPS Technologies, Inc.
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions are
8 * met: redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer;
10 * redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution;
13 * neither the name of the copyright holders nor the names of its
14 * contributors may be used to endorse or promote products derived from
15 * this software without specific prior written permission.
17 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36 #include "arch/mips/faults.hh"
37 #include "arch/mips/pra_constants.hh"
38 #include "base/trace.hh"
39 #include "cpu/base.hh"
40 #include "cpu/thread_context.hh"
41 #include "debug/MipsPRA.hh"
42 #include "mem/page_table.hh"
43 #include "sim/process.hh"
48 typedef MipsFaultBase::FaultVals FaultVals
;
50 template <> FaultVals MipsFault
<SystemCallFault
>::vals
=
51 { "Syscall", 0x180, ExcCodeSys
};
53 template <> FaultVals MipsFault
<ReservedInstructionFault
>::vals
=
54 { "Reserved Instruction Fault", 0x180, ExcCodeRI
};
56 template <> FaultVals MipsFault
<ThreadFault
>::vals
=
57 { "Thread Fault", 0x180, ExcCodeDummy
};
59 template <> FaultVals MipsFault
<IntegerOverflowFault
>::vals
=
60 { "Integer Overflow Exception", 0x180, ExcCodeOv
};
62 template <> FaultVals MipsFault
<TrapFault
>::vals
=
63 { "Trap", 0x180, ExcCodeTr
};
65 template <> FaultVals MipsFault
<BreakpointFault
>::vals
=
66 { "Breakpoint", 0x180, ExcCodeBp
};
68 template <> FaultVals MipsFault
<DspStateDisabledFault
>::vals
=
69 { "DSP Disabled Fault", 0x180, ExcCodeDummy
};
71 template <> FaultVals MipsFault
<MachineCheckFault
>::vals
=
72 { "Machine Check", 0x180, ExcCodeMCheck
};
74 template <> FaultVals MipsFault
<ResetFault
>::vals
=
75 { "Reset Fault", 0x000, ExcCodeDummy
};
77 template <> FaultVals MipsFault
<SoftResetFault
>::vals
=
78 { "Soft Reset Fault", 0x000, ExcCodeDummy
};
80 template <> FaultVals MipsFault
<NonMaskableInterrupt
>::vals
=
81 { "Non Maskable Interrupt", 0x000, ExcCodeDummy
};
83 template <> FaultVals MipsFault
<CoprocessorUnusableFault
>::vals
=
84 { "Coprocessor Unusable Fault", 0x180, ExcCodeCpU
};
86 template <> FaultVals MipsFault
<InterruptFault
>::vals
=
87 { "Interrupt", 0x000, ExcCodeInt
};
89 template <> FaultVals MipsFault
<AddressErrorFault
>::vals
=
90 { "Address Error", 0x180, ExcCodeDummy
};
92 template <> FaultVals MipsFault
<TlbInvalidFault
>::vals
=
93 { "Invalid TLB Entry Exception", 0x180, ExcCodeDummy
};
95 template <> FaultVals MipsFault
<TlbRefillFault
>::vals
=
96 { "TLB Refill Exception", 0x180, ExcCodeDummy
};
98 template <> FaultVals MipsFault
<TlbModifiedFault
>::vals
=
99 { "TLB Modified Exception", 0x180, ExcCodeMod
};
102 MipsFaultBase::setExceptionState(ThreadContext
*tc
, uint8_t excCode
)
104 // modify SRS Ctl - Save CSS, put ESS into CSS
105 StatusReg status
= tc
->readMiscReg(MISCREG_STATUS
);
106 if (status
.exl
!= 1 && status
.bev
!= 1) {
107 // SRS Ctl is modified only if Status_EXL and Status_BEV are not set
108 SRSCtlReg srsCtl
= tc
->readMiscReg(MISCREG_SRSCTL
);
109 srsCtl
.pss
= srsCtl
.css
;
110 srsCtl
.css
= srsCtl
.ess
;
111 tc
->setMiscRegNoEffect(MISCREG_SRSCTL
, srsCtl
);
114 // set EXL bit (don't care if it is already set!)
116 tc
->setMiscRegNoEffect(MISCREG_STATUS
, status
);
119 PCState pc
= tc
->pcState();
120 DPRINTF(MipsPRA
, "PC: %s\n", pc
);
121 bool delay_slot
= pc
.pc() + sizeof(MachInst
) != pc
.npc();
122 tc
->setMiscRegNoEffect(MISCREG_EPC
,
123 pc
.pc() - (delay_slot
? sizeof(MachInst
) : 0));
125 // Set Cause_EXCCODE field
126 CauseReg cause
= tc
->readMiscReg(MISCREG_CAUSE
);
127 cause
.excCode
= excCode
;
128 cause
.bd
= delay_slot
? 1 : 0;
130 tc
->setMiscRegNoEffect(MISCREG_CAUSE
, cause
);
134 MipsFaultBase::invoke(ThreadContext
*tc
, StaticInstPtr inst
)
137 DPRINTF(MipsPRA
, "Fault %s encountered.\n", name());
138 setExceptionState(tc
, code());
139 tc
->pcState(vect(tc
));
141 panic("Fault %s encountered.\n", name());
146 ResetFault::invoke(ThreadContext
*tc
, StaticInstPtr inst
)
149 DPRINTF(MipsPRA
, "%s encountered.\n", name());
150 /* All reset activity must be invoked from here */
151 Addr handler
= vect(tc
);
152 tc
->pcState(handler
);
153 DPRINTF(MipsPRA
, "ResetFault::invoke : PC set to %x", handler
);
156 // Set Coprocessor 1 (Floating Point) To Usable
157 StatusReg status
= tc
->readMiscRegNoEffect(MISCREG_STATUS
);
159 tc
->setMiscReg(MISCREG_STATUS
, status
);
163 SoftResetFault::invoke(ThreadContext
*tc
, StaticInstPtr inst
)
165 panic("Soft reset not implemented.\n");
169 NonMaskableInterrupt::invoke(ThreadContext
*tc
, StaticInstPtr inst
)
171 panic("Non maskable interrupt not implemented.\n");
174 } // namespace MipsISA