Another merge with the main repository.
[gem5.git] / src / arch / mips / isa / formats / tlbop.isa
1 // -*- mode:c++ -*-
2
3 // Copyright (c) 2007 MIPS Technologies, Inc.
4 // All rights reserved.
5 //
6 // Redistribution and use in source and binary forms, with or without
7 // modification, are permitted provided that the following conditions are
8 // met: redistributions of source code must retain the above copyright
9 // notice, this list of conditions and the following disclaimer;
10 // redistributions in binary form must reproduce the above copyright
11 // notice, this list of conditions and the following disclaimer in the
12 // documentation and/or other materials provided with the distribution;
13 // neither the name of the copyright holders nor the names of its
14 // contributors may be used to endorse or promote products derived from
15 // this software without specific prior written permission.
16 //
17 // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18 // "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19 // LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20 // A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21 // OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22 // SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23 // LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24 // DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25 // THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26 // (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27 // OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 //
29 // Authors: Korey Sewell
30
31 ////////////////////////////////////////////////////////////////////
32 //
33 // TlbOp instructions
34 //
35
36 output header {{
37 /**
38 * Base class for integer operations.
39 */
40 class TlbOp : public MipsStaticInst
41 {
42 protected:
43
44 /// Constructor
45 TlbOp(const char *mnem, MachInst _machInst, OpClass __opClass) : MipsStaticInst(mnem, _machInst, __opClass)
46 {
47 }
48
49 std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
50 };
51 }};
52
53 output decoder {{
54 std::string TlbOp::generateDisassembly(Addr pc, const SymbolTable *symtab) const
55 {
56 return "Disassembly of integer instruction\n";
57 }
58 }};
59
60 def template TlbOpExecute {{
61 Fault %(class_name)s::execute(%(CPU_exec_context)s *xc, Trace::InstRecord *traceData) const
62 {
63 //Write the resulting state to the execution context
64 %(op_wb)s;
65
66 //Call into the trap handler with the appropriate fault
67 return No_Fault;
68 }
69 }};
70
71 // Primary format for integer operate instructions:
72 def format TlbOp(code, *opt_flags) {{
73 orig_code = code
74 cblk = code
75 iop = InstObjParams(name, Name, 'MipsStaticInst', cblk, opt_flags)
76 header_output = BasicDeclare.subst(iop)
77 decoder_output = BasicConstructor.subst(iop)
78 decode_block = BasicDecodeWithMnemonic.subst(iop)
79 exec_output = TlbOpExecute.subst(iop)
80 }};