arch-power: Add and rename some opcode fields
[gem5.git] / src / arch / power / isa / bitfields.isa
1 // -*- mode:c++ -*-
2
3 // Copyright (c) 2009 The University of Edinburgh
4 // All rights reserved.
5 //
6 // Redistribution and use in source and binary forms, with or without
7 // modification, are permitted provided that the following conditions are
8 // met: redistributions of source code must retain the above copyright
9 // notice, this list of conditions and the following disclaimer;
10 // redistributions in binary form must reproduce the above copyright
11 // notice, this list of conditions and the following disclaimer in the
12 // documentation and/or other materials provided with the distribution;
13 // neither the name of the copyright holders nor the names of its
14 // contributors may be used to endorse or promote products derived from
15 // this software without specific prior written permission.
16 //
17 // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18 // "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19 // LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20 // A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21 // OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22 // SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23 // LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24 // DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25 // THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26 // (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27 // OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28
29 ////////////////////////////////////////////////////////////////////
30 //
31 // Bitfield definitions.
32 //
33 // The endianness is the opposite to what's used here, so things
34 // are reversed sometimes. Not sure of a fix to this though...
35
36 // Opcode fields
37 def bitfield PO <31:26>;
38 def bitfield A_XO <5:1>;
39 def bitfield DS_XO <1:0>;
40 def bitfield X_XO <10:1>;
41 def bitfield XFL_XO <10:1>;
42 def bitfield XFX_XO <10:1>;
43 def bitfield XL_XO <10:1>;
44 def bitfield XO_XO <9:1>;
45
46 // Register fields
47 def bitfield RA <20:16>;
48 def bitfield RB <15:11>;
49 def bitfield RS <25:21>;
50 def bitfield RT <25:21>;
51 def bitfield FRA <20:16>;
52 def bitfield FRB <15:11>;
53 def bitfield FRC <10:6>;
54 def bitfield FRS <25:21>;
55 def bitfield FRT <25:21>;
56
57 // The record bit can be in two positions
58 // Used to enable setting of the condition register
59 def bitfield RC31 <0>;
60 def bitfield RC21 <10>;
61
62 // Used to enable setting of the overflow flags
63 def bitfield OE <10>;
64
65 // SPR field for mtspr instruction
66 def bitfield SPR <20:11>;
67
68 // FXM field for mtcrf instruction
69 def bitfield FXM <19:12>;
70
71 // Branch fields
72 def bitfield LK <0>;
73 def bitfield AA <1>;
74
75 // Specifies a CR or FPSCR field
76 def bitfield BF <25:23>;
77
78 // Fields for FPSCR manipulation instructions
79 def bitfield FLM <24:17>;
80 // Named so to avoid conflicts with potential template typenames
81 def bitfield L_FIELD <25>;
82 // Named so to avoid conflicts with range_map.hh
83 def bitfield W_FIELD <16>;
84 // Named so to avoid conflicts with range.hh
85 def bitfield U_FIELD <15:12>;
86
87 // Field for specifying a bit in CR or FPSCR
88 def bitfield BT <25:21>;