2 * Copyright (c) 2015 RISC-V Foundation
3 * Copyright (c) 2017 The University of Virginia
4 * Copyright (c) 2020 Barkhausen Institut
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions are
9 * met: redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer;
11 * redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution;
14 * neither the name of the copyright holders nor the names of its
15 * contributors may be used to endorse or promote products derived from
16 * this software without specific prior written permission.
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
19 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
20 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
21 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
22 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
23 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
24 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
25 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
26 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
27 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
28 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31 #include "arch/riscv/insts/standard.hh"
36 #include "arch/riscv/insts/static_inst.hh"
37 #include "arch/riscv/utility.hh"
38 #include "cpu/static_inst.hh"
46 RegOp::generateDisassembly(Addr pc
, const Loader::SymbolTable
*symtab
) const
49 ss
<< mnemonic
<< ' ' << registerName(_destRegIdx
[0]) << ", " <<
50 registerName(_srcRegIdx
[0]);
52 ss
<< ", " << registerName(_srcRegIdx
[1]);
54 ss
<< ", " << registerName(_srcRegIdx
[2]);
59 CSROp::generateDisassembly(Addr pc
, const Loader::SymbolTable
*symtab
) const
62 ss
<< mnemonic
<< ' ' << registerName(_destRegIdx
[0]) << ", ";
63 auto data
= CSRData
.find(csr
);
64 if (data
!= CSRData
.end())
65 ss
<< data
->second
.name
;
67 ss
<< "?? (" << hex
<< "0x" << csr
<< dec
<< ")";
69 ss
<< ", " << registerName(_srcRegIdx
[0]);
76 SystemOp::generateDisassembly(Addr pc
, const Loader::SymbolTable
*symtab
) const
78 if (strcmp(mnemonic
, "fence_vma") == 0) {
80 ss
<< mnemonic
<< ' ' << registerName(_srcRegIdx
[0]) << ", " <<
81 registerName(_srcRegIdx
[1]);