1 // Copyright (c) 2006 The Regents of The University of Michigan
2 // All rights reserved.
4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions are
6 // met: redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer;
8 // redistributions in binary form must reproduce the above copyright
9 // notice, this list of conditions and the following disclaimer in the
10 // documentation and/or other materials provided with the distribution;
11 // neither the name of the copyright holders nor the names of its
12 // contributors may be used to endorse or promote products derived from
13 // this software without specific prior written permission.
15 // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16 // "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17 // LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18 // A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19 // OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20 // SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21 // LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22 // DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23 // THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24 // (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25 // OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
30 ////////////////////////////////////////////////////////////////////
37 * Base class for memory operations.
39 class Mem : public SparcStaticInst
44 Mem(const char *mnem, ExtMachInst _machInst, OpClass __opClass) :
45 SparcStaticInst(mnem, _machInst, __opClass)
49 std::string generateDisassembly(Addr pc,
50 const SymbolTable *symtab) const;
54 * Class for memory operations which use an immediate offset.
56 class MemImm : public Mem
61 MemImm(const char *mnem, ExtMachInst _machInst, OpClass __opClass) :
62 Mem(mnem, _machInst, __opClass), imm(sext<13>(SIMM13))
65 std::string generateDisassembly(Addr pc,
66 const SymbolTable *symtab) const;
73 std::string Mem::generateDisassembly(Addr pc,
74 const SymbolTable *symtab) const
76 std::stringstream response;
77 bool load = flags[IsLoad];
78 bool save = flags[IsStore];
80 printMnemonic(response, mnemonic);
83 printReg(response, _srcRegIdx[0]);
84 ccprintf(response, ", ");
86 ccprintf(response, "[ ");
87 printReg(response, _srcRegIdx[!save ? 0 : 1]);
88 ccprintf(response, " + ");
89 printReg(response, _srcRegIdx[!save ? 1 : 2]);
90 ccprintf(response, " ]");
93 ccprintf(response, ", ");
94 printReg(response, _destRegIdx[0]);
97 return response.str();
100 std::string MemImm::generateDisassembly(Addr pc,
101 const SymbolTable *symtab) const
103 std::stringstream response;
104 bool load = flags[IsLoad];
105 bool save = flags[IsStore];
107 printMnemonic(response, mnemonic);
110 printReg(response, _srcRegIdx[0]);
111 ccprintf(response, ", ");
113 ccprintf(response, "[ ");
114 printReg(response, _srcRegIdx[!save ? 0 : 1]);
116 ccprintf(response, " + 0x%x ]", imm);
118 ccprintf(response, " + -0x%x ]", -imm);
121 ccprintf(response, ", ");
122 printReg(response, _destRegIdx[0]);
125 return response.str();
129 def template MemDeclare {{
131 * Static instruction class for "%(mnemonic)s".
133 class %(class_name)s : public %(base_class)s
138 %(class_name)s(ExtMachInst machInst);
142 %(InitiateAccDeclare)s
144 %(CompleteAccDeclare)s
149 def doMemFormat(code, execute, faultCode, name, Name, opt_flags):
150 addrCalcReg = 'EA = Rs1 + Rs2;'
151 addrCalcImm = 'EA = Rs1 + imm;'
152 iop = InstObjParams(name, Name, 'Mem', code,
153 opt_flags, {"fault_check": faultCode, "ea_code": addrCalcReg})
154 iop_imm = InstObjParams(name, Name + "Imm", 'MemImm', code,
155 opt_flags, {"fault_check": faultCode, "ea_code": addrCalcImm})
156 header_output = MemDeclare.subst(iop) + MemDeclare.subst(iop_imm)
157 decoder_output = BasicConstructor.subst(iop) + BasicConstructor.subst(iop_imm)
158 decode_block = ROrImmDecode.subst(iop)
159 exec_output = doSplitExecute(code, addrCalcReg, addrCalcImm, execute,
160 faultCode, name, name + "Imm", Name, Name + "Imm", opt_flags)
161 return (header_output, decoder_output, exec_output, decode_block)
164 def format LoadAlt(code, *opt_flags) {{
168 decode_block) = doMemFormat(code, LoadExecute,
169 AlternateAsiPrivFaultCheck, name, Name, opt_flags)
172 def format StoreAlt(code, *opt_flags) {{
176 decode_block) = doMemFormat(code, StoreExecute,
177 AlternateAsiPrivFaultCheck, name, Name, opt_flags)
180 def format Load(code, *opt_flags) {{
184 decode_block) = doMemFormat(code,
185 LoadExecute, '', name, Name, opt_flags)
188 def format Store(code, *opt_flags) {{
192 decode_block) = doMemFormat(code,
193 StoreExecute, '', name, Name, opt_flags)