1 // Copyright (c) 2006 The Regents of The University of Michigan
2 // All rights reserved.
4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions are
6 // met: redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer;
8 // redistributions in binary form must reproduce the above copyright
9 // notice, this list of conditions and the following disclaimer in the
10 // documentation and/or other materials provided with the distribution;
11 // neither the name of the copyright holders nor the names of its
12 // contributors may be used to endorse or promote products derived from
13 // this software without specific prior written permission.
15 // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16 // "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17 // LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18 // A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19 // OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20 // SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21 // LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22 // DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23 // THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24 // (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25 // OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
30 ////////////////////////////////////////////////////////////////////
35 def template MemDeclare {{
37 * Static instruction class for "%(mnemonic)s".
39 class %(class_name)s : public %(base_class)s
44 %(class_name)s(ExtMachInst machInst);
48 %(InitiateAccDeclare)s
50 %(CompleteAccDeclare)s
55 def doMemFormat(code, execute, faultCode, name, Name, asi, opt_flags):
56 addrCalcReg = 'EA = Rs1 + Rs2;'
57 addrCalcImm = 'EA = Rs1 + imm;'
58 iop = InstObjParams(name, Name, 'Mem', code,
59 opt_flags, {"fault_check": faultCode, "ea_code": addrCalcReg})
60 iop_imm = InstObjParams(name, Name + "Imm", 'MemImm', code,
61 opt_flags, {"fault_check": faultCode, "ea_code": addrCalcImm})
62 header_output = MemDeclare.subst(iop) + MemDeclare.subst(iop_imm)
63 decoder_output = BasicConstructor.subst(iop) + BasicConstructor.subst(iop_imm)
64 decode_block = ROrImmDecode.subst(iop)
65 exec_output = doDualSplitExecute(code, addrCalcReg, addrCalcImm,
66 execute, faultCode, name, name + "Imm", Name, Name + "Imm",
68 return (header_output, decoder_output, exec_output, decode_block)
71 def format LoadAlt(code, asi, *opt_flags) {{
75 decode_block) = doMemFormat(code, LoadExecute,
76 AlternateASIPrivFaultCheck, name, Name, asi, opt_flags)
79 def format StoreAlt(code, asi, *opt_flags) {{
83 decode_block) = doMemFormat(code, StoreExecute,
84 AlternateASIPrivFaultCheck, name, Name, asi, opt_flags)
87 def format Load(code, *opt_flags) {{
91 decode_block) = doMemFormat(code,
92 LoadExecute, '', name, Name, 0, opt_flags)
95 def format Store(code, *opt_flags) {{
99 decode_block) = doMemFormat(code,
100 StoreExecute, '', name, Name, 0, opt_flags)