2 * Copyright (c) 2001-2005 The Regents of The University of Michigan
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
33 #include "arch/sparc/asi.hh"
34 #include "arch/sparc/miscregfile.hh"
35 #include "arch/sparc/tlb.hh"
36 #include "base/bitfield.hh"
37 #include "base/trace.hh"
38 #include "cpu/thread_context.hh"
39 #include "cpu/base.hh"
40 #include "mem/packet_access.hh"
41 #include "mem/request.hh"
42 #include "sim/system.hh"
44 /* @todo remove some of the magic constants. -- ali
48 TLB::TLB(const Params
*p
)
49 : BaseTLB(p
), size(p
->size
), usedEntries(0), lastReplaced(0),
52 // To make this work you'll have to change the hypervisor and OS
54 fatal("SPARC T1 TLB registers don't support more than 64 TLB entries");
56 tlb
= new TlbEntry
[size
];
57 std::memset(tlb
, 0, sizeof(TlbEntry
) * size
);
59 for (int x
= 0; x
< size
; x
++)
60 freeList
.push_back(&tlb
[x
]);
76 for (i
= lookupTable
.begin(); i
!= lookupTable
.end(); i
++) {
77 TlbEntry
*t
= i
->second
;
78 if (!t
->pte
.locked()) {
87 TLB::insert(Addr va
, int partition_id
, int context_id
, bool real
,
88 const PageTableEntry
& PTE
, int entry
)
91 TlbEntry
*new_entry
= NULL
;
96 va
&= ~(PTE
.size()-1);
98 tr.size = PTE.size() - 1;
99 tr.contextId = context_id;
100 tr.partitionId = partition_id;
105 "TLB: Inserting Entry; va=%#x pa=%#x pid=%d cid=%d r=%d entryid=%d\n",
106 va
, PTE
.paddr(), partition_id
, context_id
, (int)real
, entry
);
108 // Demap any entry that conflicts
109 for (x
= 0; x
< size
; x
++) {
110 if (tlb
[x
].range
.real
== real
&&
111 tlb
[x
].range
.partitionId
== partition_id
&&
112 tlb
[x
].range
.va
< va
+ PTE
.size() - 1 &&
113 tlb
[x
].range
.va
+ tlb
[x
].range
.size
>= va
&&
114 (real
|| tlb
[x
].range
.contextId
== context_id
))
117 freeList
.push_front(&tlb
[x
]);
118 DPRINTF(TLB
, "TLB: Conflicting entry %#X , deleting it\n", x
);
120 tlb
[x
].valid
= false;
125 lookupTable
.erase(tlb
[x
].range
);
131 i = lookupTable.find(tr);
132 if (i != lookupTable.end()) {
133 i->second->valid = false;
134 if (i->second->used) {
135 i->second->used = false;
138 freeList.push_front(i->second);
139 DPRINTF(TLB, "TLB: Found conflicting entry %#X , deleting it\n",
141 lookupTable.erase(i);
146 assert(entry
< size
&& entry
>= 0);
147 new_entry
= &tlb
[entry
];
149 if (!freeList
.empty()) {
150 new_entry
= freeList
.front();
157 if (x
== lastReplaced
)
158 goto insertAllLocked
;
159 } while (tlb
[x
].pte
.locked());
164 for (x = 0; x < size; x++) {
165 if (!tlb[x].valid || !tlb[x].used) {
173 // Update the last ently if their all locked
175 new_entry
= &tlb
[size
-1];
178 freeList
.remove(new_entry
);
179 if (new_entry
->valid
&& new_entry
->used
)
181 if (new_entry
->valid
)
182 lookupTable
.erase(new_entry
->range
);
186 new_entry
->range
.va
= va
;
187 new_entry
->range
.size
= PTE
.size() - 1;
188 new_entry
->range
.partitionId
= partition_id
;
189 new_entry
->range
.contextId
= context_id
;
190 new_entry
->range
.real
= real
;
191 new_entry
->pte
= PTE
;
192 new_entry
->used
= true;;
193 new_entry
->valid
= true;
196 i
= lookupTable
.insert(new_entry
->range
, new_entry
);
197 assert(i
!= lookupTable
.end());
199 // If all entries have their used bit set, clear it on them all,
200 // but the one we just inserted
201 if (usedEntries
== size
) {
203 new_entry
->used
= true;
210 TLB::lookup(Addr va
, int partition_id
, bool real
, int context_id
,
217 DPRINTF(TLB
, "TLB: Looking up entry va=%#x pid=%d cid=%d r=%d\n",
218 va
, partition_id
, context_id
, real
);
219 // Assemble full address structure
222 tr
.contextId
= context_id
;
223 tr
.partitionId
= partition_id
;
226 // Try to find the entry
227 i
= lookupTable
.find(tr
);
228 if (i
== lookupTable
.end()) {
229 DPRINTF(TLB
, "TLB: No valid entry found\n");
233 // Mark the entries used bit and clear other used bits in needed
235 DPRINTF(TLB
, "TLB: Valid entry found pa: %#x size: %#x\n", t
->pte
.paddr(),
238 // Update the used bits only if this is a real access (not a fake
239 // one from virttophys()
240 if (!t
->used
&& update_used
) {
243 if (usedEntries
== size
) {
257 for (int x
= 0; x
< size
; x
++) {
259 DPRINTFN("%4d: %#2x:%#2x %c %#4x %#8x %#8x %#16x\n",
260 x
, tlb
[x
].range
.partitionId
, tlb
[x
].range
.contextId
,
261 tlb
[x
].range
.real
? 'R' : ' ', tlb
[x
].range
.size
,
262 tlb
[x
].range
.va
, tlb
[x
].pte
.paddr(), tlb
[x
].pte());
268 TLB::demapPage(Addr va
, int partition_id
, bool real
, int context_id
)
273 DPRINTF(IPR
, "TLB: Demapping Page va=%#x pid=%#d cid=%d r=%d\n",
274 va
, partition_id
, context_id
, real
);
278 // Assemble full address structure
281 tr
.contextId
= context_id
;
282 tr
.partitionId
= partition_id
;
285 // Demap any entry that conflicts
286 i
= lookupTable
.find(tr
);
287 if (i
!= lookupTable
.end()) {
288 DPRINTF(IPR
, "TLB: Demapped page\n");
289 i
->second
->valid
= false;
290 if (i
->second
->used
) {
291 i
->second
->used
= false;
294 freeList
.push_front(i
->second
);
295 lookupTable
.erase(i
);
300 TLB::demapContext(int partition_id
, int context_id
)
302 DPRINTF(IPR
, "TLB: Demapping Context pid=%#d cid=%d\n",
303 partition_id
, context_id
);
305 for (int x
= 0; x
< size
; x
++) {
306 if (tlb
[x
].range
.contextId
== context_id
&&
307 tlb
[x
].range
.partitionId
== partition_id
) {
308 if (tlb
[x
].valid
== true) {
309 freeList
.push_front(&tlb
[x
]);
311 tlb
[x
].valid
= false;
316 lookupTable
.erase(tlb
[x
].range
);
322 TLB::demapAll(int partition_id
)
324 DPRINTF(TLB
, "TLB: Demapping All pid=%#d\n", partition_id
);
326 for (int x
= 0; x
< size
; x
++) {
327 if (tlb
[x
].valid
&& !tlb
[x
].pte
.locked() &&
328 tlb
[x
].range
.partitionId
== partition_id
) {
329 freeList
.push_front(&tlb
[x
]);
330 tlb
[x
].valid
= false;
335 lookupTable
.erase(tlb
[x
].range
);
346 for (int x
= 0; x
< size
; x
++) {
347 if (tlb
[x
].valid
== true)
348 freeList
.push_back(&tlb
[x
]);
349 tlb
[x
].valid
= false;
356 TLB::TteRead(int entry
)
359 panic("entry: %d\n", entry
);
361 assert(entry
< size
);
362 if (tlb
[entry
].valid
)
363 return tlb
[entry
].pte();
365 return (uint64_t)-1ll;
369 TLB::TagRead(int entry
)
371 assert(entry
< size
);
373 if (!tlb
[entry
].valid
)
374 return (uint64_t)-1ll;
376 tag
= tlb
[entry
].range
.contextId
;
377 tag
|= tlb
[entry
].range
.va
;
378 tag
|= (uint64_t)tlb
[entry
].range
.partitionId
<< 61;
379 tag
|= tlb
[entry
].range
.real
? ULL(1) << 60 : 0;
380 tag
|= (uint64_t)~tlb
[entry
].pte
._size() << 56;
385 TLB::validVirtualAddress(Addr va
, bool am
)
389 if (va
>= StartVAddrHole
&& va
<= EndVAddrHole
)
395 TLB::writeSfsr(bool write
, ContextType ct
, bool se
, FaultTypes ft
, int asi
)
412 TLB::writeTagAccess(Addr va
, int context
)
414 DPRINTF(TLB
, "TLB: Writing Tag Access: va: %#X ctx: %#X value: %#X\n",
415 va
, context
, mbits(va
, 63,13) | mbits(context
,12,0));
417 tag_access
= mbits(va
, 63,13) | mbits(context
,12,0);
421 ITB::writeSfsr(bool write
, ContextType ct
, bool se
, FaultTypes ft
, int asi
)
423 DPRINTF(TLB
, "TLB: ITB Fault: w=%d ct=%d ft=%d asi=%d\n",
424 (int)write
, ct
, ft
, asi
);
425 TLB::writeSfsr(write
, ct
, se
, ft
, asi
);
429 DTB::writeSfsr(Addr a
, bool write
, ContextType ct
,
430 bool se
, FaultTypes ft
, int asi
)
432 DPRINTF(TLB
, "TLB: DTB Fault: A=%#x w=%d ct=%d ft=%d asi=%d\n",
433 a
, (int)write
, ct
, ft
, asi
);
434 TLB::writeSfsr(write
, ct
, se
, ft
, asi
);
439 ITB::translate(RequestPtr
&req
, ThreadContext
*tc
)
441 uint64_t tlbdata
= tc
->readMiscRegNoEffect(MISCREG_TLB_DATA
);
443 Addr vaddr
= req
->getVaddr();
446 assert(req
->getAsi() == ASI_IMPLICIT
);
448 DPRINTF(TLB
, "TLB: ITB Request to translate va=%#x size=%d\n",
449 vaddr
, req
->getSize());
451 // Be fast if we can!
452 if (cacheValid
&& cacheState
== tlbdata
) {
454 if (cacheEntry
->range
.va
< vaddr
+ sizeof(MachInst
) &&
455 cacheEntry
->range
.va
+ cacheEntry
->range
.size
>= vaddr
) {
456 req
->setPaddr(cacheEntry
->pte
.translate(vaddr
));
460 req
->setPaddr(vaddr
& PAddrImplMask
);
465 bool hpriv
= bits(tlbdata
,0,0);
466 bool red
= bits(tlbdata
,1,1);
467 bool priv
= bits(tlbdata
,2,2);
468 bool addr_mask
= bits(tlbdata
,3,3);
469 bool lsu_im
= bits(tlbdata
,4,4);
471 int part_id
= bits(tlbdata
,15,8);
472 int tl
= bits(tlbdata
,18,16);
473 int pri_context
= bits(tlbdata
,47,32);
479 DPRINTF(TLB
, "TLB: priv:%d hpriv:%d red:%d lsuim:%d part_id: %#X\n",
480 priv
, hpriv
, red
, lsu_im
, part_id
);
489 context
= pri_context
;
492 if ( hpriv
|| red
) {
494 cacheState
= tlbdata
;
496 req
->setPaddr(vaddr
& PAddrImplMask
);
500 // If the access is unaligned trap
502 writeSfsr(false, ct
, false, OtherFault
, asi
);
503 return new MemAddressNotAligned
;
507 vaddr
= vaddr
& VAddrAMask
;
509 if (!validVirtualAddress(vaddr
, addr_mask
)) {
510 writeSfsr(false, ct
, false, VaOutOfRange
, asi
);
511 return new InstructionAccessException
;
515 e
= lookup(vaddr
, part_id
, true);
519 e
= lookup(vaddr
, part_id
, false, context
);
522 if (e
== NULL
|| !e
->valid
) {
523 writeTagAccess(vaddr
, context
);
525 return new InstructionRealTranslationMiss
;
528 return new FastInstructionAccessMMUMiss
;
530 return new FastInstructionAccessMMUMiss(req
->getVaddr());
534 // were not priviledged accesing priv page
535 if (!priv
&& e
->pte
.priv()) {
536 writeTagAccess(vaddr
, context
);
537 writeSfsr(false, ct
, false, PrivViolation
, asi
);
538 return new InstructionAccessException
;
541 // cache translation date for next translation
543 cacheState
= tlbdata
;
546 req
->setPaddr(e
->pte
.translate(vaddr
));
547 DPRINTF(TLB
, "TLB: %#X -> %#X\n", vaddr
, req
->getPaddr());
552 DTB::translate(RequestPtr
&req
, ThreadContext
*tc
, bool write
)
555 * @todo this could really use some profiling and fixing to make
558 uint64_t tlbdata
= tc
->readMiscRegNoEffect(MISCREG_TLB_DATA
);
559 Addr vaddr
= req
->getVaddr();
560 Addr size
= req
->getSize();
562 asi
= (ASI
)req
->getAsi();
563 bool implicit
= false;
564 bool hpriv
= bits(tlbdata
,0,0);
565 bool unaligned
= vaddr
& (size
- 1);
567 DPRINTF(TLB
, "TLB: DTB Request to translate va=%#x size=%d asi=%#x\n",
570 if (lookupTable
.size() != 64 - freeList
.size())
571 panic("Lookup table size: %d tlb size: %d\n", lookupTable
.size(),
573 if (asi
== ASI_IMPLICIT
)
576 // Only use the fast path here if there doesn't need to be an unaligned
579 if (hpriv
&& implicit
) {
580 req
->setPaddr(vaddr
& PAddrImplMask
);
584 // Be fast if we can!
585 if (cacheValid
&& cacheState
== tlbdata
) {
590 TlbEntry
*ce
= cacheEntry
[0];
591 Addr ce_va
= ce
->range
.va
;
592 if (cacheAsi
[0] == asi
&&
593 ce_va
< vaddr
+ size
&& ce_va
+ ce
->range
.size
> vaddr
&&
594 (!write
|| ce
->pte
.writable())) {
595 req
->setPaddr(ce
->pte
.translate(vaddr
));
596 if (ce
->pte
.sideffect() || (ce
->pte
.paddr() >> 39) & 1)
597 req
->setFlags(req
->getFlags() | UNCACHEABLE
);
598 DPRINTF(TLB
, "TLB: %#X -> %#X\n", vaddr
, req
->getPaddr());
601 } // if cache entry valid
603 TlbEntry
*ce
= cacheEntry
[1];
604 Addr ce_va
= ce
->range
.va
;
605 if (cacheAsi
[1] == asi
&&
606 ce_va
< vaddr
+ size
&& ce_va
+ ce
->range
.size
> vaddr
&&
607 (!write
|| ce
->pte
.writable())) {
608 req
->setPaddr(ce
->pte
.translate(vaddr
));
609 if (ce
->pte
.sideffect() || (ce
->pte
.paddr() >> 39) & 1)
610 req
->setFlags(req
->getFlags() | UNCACHEABLE
);
611 DPRINTF(TLB
, "TLB: %#X -> %#X\n", vaddr
, req
->getPaddr());
614 } // if cache entry valid
618 bool red
= bits(tlbdata
,1,1);
619 bool priv
= bits(tlbdata
,2,2);
620 bool addr_mask
= bits(tlbdata
,3,3);
621 bool lsu_dm
= bits(tlbdata
,5,5);
623 int part_id
= bits(tlbdata
,15,8);
624 int tl
= bits(tlbdata
,18,16);
625 int pri_context
= bits(tlbdata
,47,32);
626 int sec_context
= bits(tlbdata
,63,48);
629 ContextType ct
= Primary
;
634 DPRINTF(TLB
, "TLB: priv:%d hpriv:%d red:%d lsudm:%d part_id: %#X\n",
635 priv
, hpriv
, red
, lsu_dm
, part_id
);
645 context
= pri_context
;
648 // We need to check for priv level/asi priv
649 if (!priv
&& !hpriv
&& !AsiIsUnPriv(asi
)) {
650 // It appears that context should be Nucleus in these cases?
651 writeSfsr(vaddr
, write
, Nucleus
, false, IllegalAsi
, asi
);
652 return new PrivilegedAction
;
655 if (!hpriv
&& AsiIsHPriv(asi
)) {
656 writeSfsr(vaddr
, write
, Nucleus
, false, IllegalAsi
, asi
);
657 return new DataAccessException
;
660 if (AsiIsPrimary(asi
)) {
661 context
= pri_context
;
663 } else if (AsiIsSecondary(asi
)) {
664 context
= sec_context
;
666 } else if (AsiIsNucleus(asi
)) {
671 context
= pri_context
;
675 if (!implicit
&& asi
!= ASI_P
&& asi
!= ASI_S
) {
676 if (AsiIsLittle(asi
))
677 panic("Little Endian ASIs not supported\n");
679 //XXX It's unclear from looking at the documentation how a no fault
680 //load differs from a regular one, other than what happens concerning
681 //nfo and e bits in the TTE
682 // if (AsiIsNoFault(asi))
683 // panic("No Fault ASIs not supported\n");
685 if (AsiIsPartialStore(asi
))
686 panic("Partial Store ASIs not supported\n");
689 panic("Cmt ASI registers not implmented\n");
691 if (AsiIsInterrupt(asi
))
692 goto handleIntRegAccess
;
694 goto handleMmuRegAccess
;
695 if (AsiIsScratchPad(asi
))
696 goto handleScratchRegAccess
;
698 goto handleQueueRegAccess
;
699 if (AsiIsSparcError(asi
))
700 goto handleSparcErrorRegAccess
;
702 if (!AsiIsReal(asi
) && !AsiIsNucleus(asi
) && !AsiIsAsIfUser(asi
) &&
703 !AsiIsTwin(asi
) && !AsiIsBlock(asi
) && !AsiIsNoFault(asi
))
704 panic("Accessing ASI %#X. Should we?\n", asi
);
707 // If the asi is unaligned trap
709 writeSfsr(vaddr
, false, ct
, false, OtherFault
, asi
);
710 return new MemAddressNotAligned
;
714 vaddr
= vaddr
& VAddrAMask
;
716 if (!validVirtualAddress(vaddr
, addr_mask
)) {
717 writeSfsr(vaddr
, false, ct
, true, VaOutOfRange
, asi
);
718 return new DataAccessException
;
721 if ((!lsu_dm
&& !hpriv
&& !red
) || AsiIsReal(asi
)) {
726 if (hpriv
&& (implicit
|| (!AsiIsAsIfUser(asi
) && !AsiIsReal(asi
)))) {
727 req
->setPaddr(vaddr
& PAddrImplMask
);
731 e
= lookup(vaddr
, part_id
, real
, context
);
733 if (e
== NULL
|| !e
->valid
) {
734 writeTagAccess(vaddr
, context
);
735 DPRINTF(TLB
, "TLB: DTB Failed to find matching TLB entry\n");
737 return new DataRealTranslationMiss
;
740 return new FastDataAccessMMUMiss
;
742 return new FastDataAccessMMUMiss(req
->getVaddr());
747 if (!priv
&& e
->pte
.priv()) {
748 writeTagAccess(vaddr
, context
);
749 writeSfsr(vaddr
, write
, ct
, e
->pte
.sideffect(), PrivViolation
, asi
);
750 return new DataAccessException
;
753 if (write
&& !e
->pte
.writable()) {
754 writeTagAccess(vaddr
, context
);
755 writeSfsr(vaddr
, write
, ct
, e
->pte
.sideffect(), OtherFault
, asi
);
756 return new FastDataAccessProtection
;
759 if (e
->pte
.nofault() && !AsiIsNoFault(asi
)) {
760 writeTagAccess(vaddr
, context
);
761 writeSfsr(vaddr
, write
, ct
, e
->pte
.sideffect(), LoadFromNfo
, asi
);
762 return new DataAccessException
;
765 if (e
->pte
.sideffect() && AsiIsNoFault(asi
)) {
766 writeTagAccess(vaddr
, context
);
767 writeSfsr(vaddr
, write
, ct
, e
->pte
.sideffect(), SideEffect
, asi
);
768 return new DataAccessException
;
771 if (e
->pte
.sideffect() || (e
->pte
.paddr() >> 39) & 1)
772 req
->setFlags(req
->getFlags() | UNCACHEABLE
);
774 // cache translation date for next translation
775 cacheState
= tlbdata
;
777 cacheEntry
[1] = NULL
;
778 cacheEntry
[0] = NULL
;
781 if (cacheEntry
[0] != e
&& cacheEntry
[1] != e
) {
782 cacheEntry
[1] = cacheEntry
[0];
784 cacheAsi
[1] = cacheAsi
[0];
787 cacheAsi
[0] = (ASI
)0;
790 req
->setPaddr(e
->pte
.translate(vaddr
));
791 DPRINTF(TLB
, "TLB: %#X -> %#X\n", vaddr
, req
->getPaddr());
794 /** Normal flow ends here. */
797 writeSfsr(vaddr
, write
, Primary
, true, IllegalAsi
, asi
);
799 return new DataAccessException
;
801 return new PrivilegedAction
;
804 if ((asi
== ASI_SWVR_UDB_INTR_W
&& !write
) ||
805 (asi
== ASI_SWVR_UDB_INTR_R
&& write
)) {
806 writeSfsr(vaddr
, write
, Primary
, true, IllegalAsi
, asi
);
807 return new DataAccessException
;
813 handleScratchRegAccess
:
814 if (vaddr
> 0x38 || (vaddr
>= 0x20 && vaddr
< 0x30 && !hpriv
)) {
815 writeSfsr(vaddr
, write
, Primary
, true, IllegalAsi
, asi
);
816 return new DataAccessException
;
820 handleQueueRegAccess
:
821 if (!priv
&& !hpriv
) {
822 writeSfsr(vaddr
, write
, Primary
, true, IllegalAsi
, asi
);
823 return new PrivilegedAction
;
825 if ((!hpriv
&& vaddr
& 0xF) || vaddr
> 0x3f8 || vaddr
< 0x3c0) {
826 writeSfsr(vaddr
, write
, Primary
, true, IllegalAsi
, asi
);
827 return new DataAccessException
;
831 handleSparcErrorRegAccess
:
833 writeSfsr(vaddr
, write
, Primary
, true, IllegalAsi
, asi
);
835 return new DataAccessException
;
837 return new PrivilegedAction
;
844 DPRINTF(TLB
, "TLB: DTB Translating MM IPR access\n");
845 req
->setMmapedIpr(true);
846 req
->setPaddr(req
->getVaddr());
853 DTB::doMmuRegRead(ThreadContext
*tc
, Packet
*pkt
)
855 Addr va
= pkt
->getAddr();
856 ASI asi
= (ASI
)pkt
->req
->getAsi();
859 DPRINTF(IPR
, "Memory Mapped IPR Read: asi=%#X a=%#x\n",
860 (uint32_t)pkt
->req
->getAsi(), pkt
->getAddr());
862 ITB
*itb
= tc
->getITBPtr();
865 case ASI_LSU_CONTROL_REG
:
867 pkt
->set(tc
->readMiscReg(MISCREG_MMU_LSU_CTRL
));
872 pkt
->set(tc
->readMiscReg(MISCREG_MMU_P_CONTEXT
));
875 pkt
->set(tc
->readMiscReg(MISCREG_MMU_S_CONTEXT
));
882 pkt
->set(tc
->readMiscReg(MISCREG_QUEUE_CPU_MONDO_HEAD
+
885 case ASI_DMMU_CTXT_ZERO_TSB_BASE_PS0
:
887 pkt
->set(c0_tsb_ps0
);
889 case ASI_DMMU_CTXT_ZERO_TSB_BASE_PS1
:
891 pkt
->set(c0_tsb_ps1
);
893 case ASI_DMMU_CTXT_ZERO_CONFIG
:
897 case ASI_IMMU_CTXT_ZERO_TSB_BASE_PS0
:
899 pkt
->set(itb
->c0_tsb_ps0
);
901 case ASI_IMMU_CTXT_ZERO_TSB_BASE_PS1
:
903 pkt
->set(itb
->c0_tsb_ps1
);
905 case ASI_IMMU_CTXT_ZERO_CONFIG
:
907 pkt
->set(itb
->c0_config
);
909 case ASI_DMMU_CTXT_NONZERO_TSB_BASE_PS0
:
911 pkt
->set(cx_tsb_ps0
);
913 case ASI_DMMU_CTXT_NONZERO_TSB_BASE_PS1
:
915 pkt
->set(cx_tsb_ps1
);
917 case ASI_DMMU_CTXT_NONZERO_CONFIG
:
921 case ASI_IMMU_CTXT_NONZERO_TSB_BASE_PS0
:
923 pkt
->set(itb
->cx_tsb_ps0
);
925 case ASI_IMMU_CTXT_NONZERO_TSB_BASE_PS1
:
927 pkt
->set(itb
->cx_tsb_ps1
);
929 case ASI_IMMU_CTXT_NONZERO_CONFIG
:
931 pkt
->set(itb
->cx_config
);
933 case ASI_SPARC_ERROR_STATUS_REG
:
934 pkt
->set((uint64_t)0);
936 case ASI_HYP_SCRATCHPAD
:
938 pkt
->set(tc
->readMiscReg(MISCREG_SCRATCHPAD_R0
+ (va
>> 3)));
943 temp
= itb
->tag_access
;
944 pkt
->set(bits(temp
,63,22) | bits(temp
,12,0) << 48);
950 pkt
->set(itb
->tag_access
);
960 pkt
->set(bits(temp
,63,22) | bits(temp
,12,0) << 48);
969 pkt
->set(tag_access
);
972 pkt
->set(tc
->readMiscReg(MISCREG_MMU_PART_ID
));
978 case ASI_DMMU_TSB_PS0_PTR_REG
:
979 pkt
->set(MakeTsbPtr(Ps0
,
986 case ASI_DMMU_TSB_PS1_PTR_REG
:
987 pkt
->set(MakeTsbPtr(Ps1
,
994 case ASI_IMMU_TSB_PS0_PTR_REG
:
995 pkt
->set(MakeTsbPtr(Ps0
,
1002 case ASI_IMMU_TSB_PS1_PTR_REG
:
1003 pkt
->set(MakeTsbPtr(Ps1
,
1010 case ASI_SWVR_INTR_RECEIVE
:
1011 pkt
->set(tc
->getCpuPtr()->get_interrupts(IT_INT_VEC
));
1013 case ASI_SWVR_UDB_INTR_R
:
1014 temp
= findMsbSet(tc
->getCpuPtr()->get_interrupts(IT_INT_VEC
));
1015 tc
->getCpuPtr()->clear_interrupt(IT_INT_VEC
, temp
);
1020 panic("need to impl DTB::doMmuRegRead() got asi=%#x, va=%#x\n",
1023 pkt
->makeAtomicResponse();
1024 return tc
->getCpuPtr()->ticks(1);
1028 DTB::doMmuRegWrite(ThreadContext
*tc
, Packet
*pkt
)
1030 uint64_t data
= gtoh(pkt
->get
<uint64_t>());
1031 Addr va
= pkt
->getAddr();
1032 ASI asi
= (ASI
)pkt
->req
->getAsi();
1038 int entry_insert
= -1;
1045 DPRINTF(IPR
, "Memory Mapped IPR Write: asi=%#X a=%#x d=%#X\n",
1046 (uint32_t)asi
, va
, data
);
1048 ITB
*itb
= tc
->getITBPtr();
1051 case ASI_LSU_CONTROL_REG
:
1053 tc
->setMiscReg(MISCREG_MMU_LSU_CTRL
, data
);
1058 tc
->setMiscReg(MISCREG_MMU_P_CONTEXT
, data
);
1061 tc
->setMiscReg(MISCREG_MMU_S_CONTEXT
, data
);
1064 goto doMmuWriteError
;
1068 assert(mbits(data
,13,6) == data
);
1069 tc
->setMiscReg(MISCREG_QUEUE_CPU_MONDO_HEAD
+
1070 (va
>> 4) - 0x3c, data
);
1072 case ASI_DMMU_CTXT_ZERO_TSB_BASE_PS0
:
1076 case ASI_DMMU_CTXT_ZERO_TSB_BASE_PS1
:
1080 case ASI_DMMU_CTXT_ZERO_CONFIG
:
1084 case ASI_IMMU_CTXT_ZERO_TSB_BASE_PS0
:
1086 itb
->c0_tsb_ps0
= data
;
1088 case ASI_IMMU_CTXT_ZERO_TSB_BASE_PS1
:
1090 itb
->c0_tsb_ps1
= data
;
1092 case ASI_IMMU_CTXT_ZERO_CONFIG
:
1094 itb
->c0_config
= data
;
1096 case ASI_DMMU_CTXT_NONZERO_TSB_BASE_PS0
:
1100 case ASI_DMMU_CTXT_NONZERO_TSB_BASE_PS1
:
1104 case ASI_DMMU_CTXT_NONZERO_CONFIG
:
1108 case ASI_IMMU_CTXT_NONZERO_TSB_BASE_PS0
:
1110 itb
->cx_tsb_ps0
= data
;
1112 case ASI_IMMU_CTXT_NONZERO_TSB_BASE_PS1
:
1114 itb
->cx_tsb_ps1
= data
;
1116 case ASI_IMMU_CTXT_NONZERO_CONFIG
:
1118 itb
->cx_config
= data
;
1120 case ASI_SPARC_ERROR_EN_REG
:
1121 case ASI_SPARC_ERROR_STATUS_REG
:
1122 warn("Ignoring write to SPARC ERROR regsiter\n");
1124 case ASI_HYP_SCRATCHPAD
:
1125 case ASI_SCRATCHPAD
:
1126 tc
->setMiscReg(MISCREG_SCRATCHPAD_R0
+ (va
>> 3), data
);
1134 sext
<59>(bits(data
, 59,0));
1135 itb
->tag_access
= data
;
1138 goto doMmuWriteError
;
1141 case ASI_ITLB_DATA_ACCESS_REG
:
1142 entry_insert
= bits(va
, 8,3);
1143 case ASI_ITLB_DATA_IN_REG
:
1144 assert(entry_insert
!= -1 || mbits(va
,10,9) == va
);
1145 ta_insert
= itb
->tag_access
;
1146 va_insert
= mbits(ta_insert
, 63,13);
1147 ct_insert
= mbits(ta_insert
, 12,0);
1148 part_insert
= tc
->readMiscReg(MISCREG_MMU_PART_ID
);
1149 real_insert
= bits(va
, 9,9);
1150 pte
.populate(data
, bits(va
,10,10) ? PageTableEntry::sun4v
:
1151 PageTableEntry::sun4u
);
1152 tc
->getITBPtr()->insert(va_insert
, part_insert
, ct_insert
, real_insert
,
1155 case ASI_DTLB_DATA_ACCESS_REG
:
1156 entry_insert
= bits(va
, 8,3);
1157 case ASI_DTLB_DATA_IN_REG
:
1158 assert(entry_insert
!= -1 || mbits(va
,10,9) == va
);
1159 ta_insert
= tag_access
;
1160 va_insert
= mbits(ta_insert
, 63,13);
1161 ct_insert
= mbits(ta_insert
, 12,0);
1162 part_insert
= tc
->readMiscReg(MISCREG_MMU_PART_ID
);
1163 real_insert
= bits(va
, 9,9);
1164 pte
.populate(data
, bits(va
,10,10) ? PageTableEntry::sun4v
:
1165 PageTableEntry::sun4u
);
1166 insert(va_insert
, part_insert
, ct_insert
, real_insert
, pte
,
1169 case ASI_IMMU_DEMAP
:
1172 part_id
= tc
->readMiscReg(MISCREG_MMU_PART_ID
);
1173 switch (bits(va
,5,4)) {
1175 ctx_id
= tc
->readMiscReg(MISCREG_MMU_P_CONTEXT
);
1187 switch(bits(va
,7,6)) {
1188 case 0: // demap page
1190 tc
->getITBPtr()->demapPage(mbits(va
,63,13), part_id
,
1191 bits(va
,9,9), ctx_id
);
1193 case 1: //demap context
1195 tc
->getITBPtr()->demapContext(part_id
, ctx_id
);
1198 tc
->getITBPtr()->demapAll(part_id
);
1201 panic("Invalid type for IMMU demap\n");
1210 sext
<59>(bits(data
, 59,0));
1214 tc
->setMiscReg(MISCREG_MMU_PART_ID
, data
);
1217 goto doMmuWriteError
;
1220 case ASI_DMMU_DEMAP
:
1223 part_id
= tc
->readMiscReg(MISCREG_MMU_PART_ID
);
1224 switch (bits(va
,5,4)) {
1226 ctx_id
= tc
->readMiscReg(MISCREG_MMU_P_CONTEXT
);
1229 ctx_id
= tc
->readMiscReg(MISCREG_MMU_S_CONTEXT
);
1238 switch(bits(va
,7,6)) {
1239 case 0: // demap page
1241 demapPage(mbits(va
,63,13), part_id
, bits(va
,9,9), ctx_id
);
1243 case 1: //demap context
1245 demapContext(part_id
, ctx_id
);
1251 panic("Invalid type for IMMU demap\n");
1254 case ASI_SWVR_INTR_RECEIVE
:
1256 // clear all the interrupts that aren't set in the write
1257 while(tc
->getCpuPtr()->get_interrupts(IT_INT_VEC
) & data
) {
1258 msb
= findMsbSet(tc
->getCpuPtr()->get_interrupts(IT_INT_VEC
) & data
);
1259 tc
->getCpuPtr()->clear_interrupt(IT_INT_VEC
, msb
);
1262 case ASI_SWVR_UDB_INTR_W
:
1263 tc
->getSystemPtr()->threadContexts
[bits(data
,12,8)]->getCpuPtr()->
1264 post_interrupt(bits(data
,5,0),0);
1268 panic("need to impl DTB::doMmuRegWrite() got asi=%#x, va=%#x d=%#x\n",
1269 (uint32_t)pkt
->req
->getAsi(), pkt
->getAddr(), data
);
1271 pkt
->makeAtomicResponse();
1272 return tc
->getCpuPtr()->ticks(1);
1278 DTB::GetTsbPtr(ThreadContext
*tc
, Addr addr
, int ctx
, Addr
*ptrs
)
1280 uint64_t tag_access
= mbits(addr
,63,13) | mbits(ctx
,12,0);
1281 ITB
* itb
= tc
->getITBPtr();
1282 ptrs
[0] = MakeTsbPtr(Ps0
, tag_access
,
1287 ptrs
[1] = MakeTsbPtr(Ps1
, tag_access
,
1292 ptrs
[2] = MakeTsbPtr(Ps0
, tag_access
,
1297 ptrs
[3] = MakeTsbPtr(Ps1
, tag_access
,
1305 DTB::MakeTsbPtr(TsbPageSize ps
, uint64_t tag_access
, uint64_t c0_tsb
,
1306 uint64_t c0_config
, uint64_t cX_tsb
, uint64_t cX_config
)
1311 if (bits(tag_access
, 12,0) == 0) {
1319 uint64_t ptr
= mbits(tsb
,63,13);
1320 bool split
= bits(tsb
,12,12);
1321 int tsb_size
= bits(tsb
,3,0);
1322 int page_size
= (ps
== Ps0
) ? bits(config
, 2,0) : bits(config
,10,8);
1324 if (ps
== Ps1
&& split
)
1325 ptr
|= ULL(1) << (13 + tsb_size
);
1326 ptr
|= (tag_access
>> (9 + page_size
* 3)) & mask(12+tsb_size
, 4);
1332 TLB::serialize(std::ostream
&os
)
1334 SERIALIZE_SCALAR(size
);
1335 SERIALIZE_SCALAR(usedEntries
);
1336 SERIALIZE_SCALAR(lastReplaced
);
1338 // convert the pointer based free list into an index based one
1339 int *free_list
= (int*)malloc(sizeof(int) * size
);
1341 std::list
<TlbEntry
*>::iterator i
;
1342 i
= freeList
.begin();
1343 while (i
!= freeList
.end()) {
1344 free_list
[cntr
++] = ((size_t)*i
- (size_t)tlb
)/ sizeof(TlbEntry
);
1347 SERIALIZE_SCALAR(cntr
);
1348 SERIALIZE_ARRAY(free_list
, cntr
);
1350 SERIALIZE_SCALAR(c0_tsb_ps0
);
1351 SERIALIZE_SCALAR(c0_tsb_ps1
);
1352 SERIALIZE_SCALAR(c0_config
);
1353 SERIALIZE_SCALAR(cx_tsb_ps0
);
1354 SERIALIZE_SCALAR(cx_tsb_ps1
);
1355 SERIALIZE_SCALAR(cx_config
);
1356 SERIALIZE_SCALAR(sfsr
);
1357 SERIALIZE_SCALAR(tag_access
);
1359 for (int x
= 0; x
< size
; x
++) {
1360 nameOut(os
, csprintf("%s.PTE%d", name(), x
));
1361 tlb
[x
].serialize(os
);
1366 TLB::unserialize(Checkpoint
*cp
, const std::string
§ion
)
1370 paramIn(cp
, section
, "size", oldSize
);
1371 if (oldSize
!= size
)
1372 panic("Don't support unserializing different sized TLBs\n");
1373 UNSERIALIZE_SCALAR(usedEntries
);
1374 UNSERIALIZE_SCALAR(lastReplaced
);
1377 UNSERIALIZE_SCALAR(cntr
);
1379 int *free_list
= (int*)malloc(sizeof(int) * cntr
);
1381 UNSERIALIZE_ARRAY(free_list
, cntr
);
1382 for (int x
= 0; x
< cntr
; x
++)
1383 freeList
.push_back(&tlb
[free_list
[x
]]);
1385 UNSERIALIZE_SCALAR(c0_tsb_ps0
);
1386 UNSERIALIZE_SCALAR(c0_tsb_ps1
);
1387 UNSERIALIZE_SCALAR(c0_config
);
1388 UNSERIALIZE_SCALAR(cx_tsb_ps0
);
1389 UNSERIALIZE_SCALAR(cx_tsb_ps1
);
1390 UNSERIALIZE_SCALAR(cx_config
);
1391 UNSERIALIZE_SCALAR(sfsr
);
1392 UNSERIALIZE_SCALAR(tag_access
);
1394 lookupTable
.clear();
1395 for (int x
= 0; x
< size
; x
++) {
1396 tlb
[x
].unserialize(cp
, csprintf("%s.PTE%d", section
, x
));
1398 lookupTable
.insert(tlb
[x
].range
, &tlb
[x
]);
1404 DTB::serialize(std::ostream
&os
)
1407 SERIALIZE_SCALAR(sfar
);
1411 DTB::unserialize(Checkpoint
*cp
, const std::string
§ion
)
1413 TLB::unserialize(cp
, section
);
1414 UNSERIALIZE_SCALAR(sfar
);
1417 /* end namespace SparcISA */ }
1420 SparcITBParams::create()
1422 return new SparcISA::ITB(this);
1426 SparcDTBParams::create()
1428 return new SparcISA::DTB(this);