2 * Copyright (c) 2011 Google
3 * Copyright (c) 2015 Advanced Micro Devices, Inc.
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions are
8 * met: redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer;
10 * redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution;
13 * neither the name of the copyright holders nor the names of its
14 * contributors may be used to endorse or promote products derived from
15 * this software without specific prior written permission.
17 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
32 #ifndef __ARCH_X86_MEMHELPERS_HH__
33 #define __ARCH_X86_MEMHELPERS_HH__
37 #include "base/types.hh"
38 #include "sim/byteswap.hh"
39 #include "sim/insttracer.hh"
44 /// Initiate a read from memory in timing mode.
47 initiateMemRead(XC *xc, Trace::InstRecord *traceData, Addr addr,
48 unsigned dataSize, Request::Flags flags)
50 return xc->initiateMemRead(addr, dataSize, flags);
54 getMem(PacketPtr pkt, uint64_t &mem, unsigned dataSize,
55 Trace::InstRecord *traceData)
59 mem = pkt->get<uint8_t>();
62 mem = pkt->get<uint16_t>();
65 mem = pkt->get<uint32_t>();
68 mem = pkt->get<uint64_t>();
71 panic("Unhandled size in getMem.\n");
74 traceData->setData(mem);
80 getMem(PacketPtr pkt, std::array<uint64_t, N> &mem, unsigned dataSize,
81 Trace::InstRecord *traceData)
83 assert(dataSize >= 8);
84 assert((dataSize % 8) == 0);
86 int num_words = dataSize / 8;
87 assert(num_words <= N);
89 auto pkt_data = pkt->getConstPtr<const uint64_t>();
90 for (int i = 0; i < num_words; ++i)
91 mem[i] = gtoh(pkt_data[i]);
93 // traceData record only has space for 64 bits, so we just record
96 traceData->setData(mem[0]);
102 readMemAtomic(XC *xc, Trace::InstRecord *traceData, Addr addr, uint64_t &mem,
103 unsigned dataSize, Request::Flags flags)
105 memset(&mem, 0, sizeof(mem));
106 Fault fault = xc->readMem(addr, (uint8_t *)&mem, dataSize, flags);
107 if (fault == NoFault) {
108 // If LE to LE, this is a nop, if LE to BE, the actual data ends up
109 // in the right place because the LSBs where at the low addresses on
110 // access. This doesn't work for BE guests.
113 traceData->setData(mem);
118 template <class XC, size_t N>
120 readMemAtomic(XC *xc, Trace::InstRecord *traceData, Addr addr,
121 std::array<uint64_t, N> &mem, unsigned dataSize,
124 assert(dataSize >= 8);
125 assert((dataSize % 8) == 0);
127 Fault fault = xc->readMem(addr, (uint8_t *)&mem, dataSize, flags);
129 if (fault == NoFault) {
130 int num_words = dataSize / 8;
131 assert(num_words <= N);
133 for (int i = 0; i < num_words; ++i)
134 mem[i] = gtoh(mem[i]);
137 traceData->setData(mem[0]);
144 writeMemTiming(XC *xc, Trace::InstRecord *traceData, uint64_t mem,
145 unsigned dataSize, Addr addr, Request::Flags flags,
149 traceData->setData(mem);
151 mem = TheISA::htog(mem);
152 return xc->writeMem((uint8_t *)&mem, dataSize, addr, flags, res);
155 template <class XC, size_t N>
157 writeMemTiming(XC *xc, Trace::InstRecord *traceData,
158 std::array<uint64_t, N> &mem, unsigned dataSize,
159 Addr addr, unsigned flags, uint64_t *res)
161 assert(dataSize >= 8);
162 assert((dataSize % 8) == 0);
165 traceData->setData(mem[0]);
168 int num_words = dataSize / 8;
169 assert(num_words <= N);
171 for (int i = 0; i < num_words; ++i)
172 mem[i] = htog(mem[i]);
174 return xc->writeMem((uint8_t *)&mem, dataSize, addr, flags, res);
179 writeMemAtomic(XC *xc, Trace::InstRecord *traceData, uint64_t mem,
180 unsigned dataSize, Addr addr, Request::Flags flags,
184 traceData->setData(mem);
186 uint64_t host_mem = TheISA::htog(mem);
188 xc->writeMem((uint8_t *)&host_mem, dataSize, addr, flags, res);
189 if (fault == NoFault && res != NULL) {
195 template <class XC, size_t N>
197 writeMemAtomic(XC *xc, Trace::InstRecord *traceData,
198 std::array<uint64_t, N> &mem, unsigned dataSize,
199 Addr addr, unsigned flags, uint64_t *res)
202 traceData->setData(mem[0]);
205 int num_words = dataSize / 8;
206 assert(num_words <= N);
208 for (int i = 0; i < num_words; ++i)
209 mem[i] = htog(mem[i]);
211 Fault fault = xc->writeMem((uint8_t *)&mem, dataSize, addr, flags, res);
213 if (fault == NoFault && res != NULL) {