X86: Start implementing segmentation support.
[gem5.git] / src / arch / x86 / miscregfile.cc
1 /*
2 * Copyright (c) 2003-2006 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
15 *
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 *
28 * Authors: Gabe Black
29 */
30
31 /*
32 * Copyright (c) 2007 The Hewlett-Packard Development Company
33 * All rights reserved.
34 *
35 * Redistribution and use of this software in source and binary forms,
36 * with or without modification, are permitted provided that the
37 * following conditions are met:
38 *
39 * The software must be used only for Non-Commercial Use which means any
40 * use which is NOT directed to receiving any direct monetary
41 * compensation for, or commercial advantage from such use. Illustrative
42 * examples of non-commercial use are academic research, personal study,
43 * teaching, education and corporate research & development.
44 * Illustrative examples of commercial use are distributing products for
45 * commercial advantage and providing services using the software for
46 * commercial advantage.
47 *
48 * If you wish to use this software or functionality therein that may be
49 * covered by patents for commercial use, please contact:
50 * Director of Intellectual Property Licensing
51 * Office of Strategy and Technology
52 * Hewlett-Packard Company
53 * 1501 Page Mill Road
54 * Palo Alto, California 94304
55 *
56 * Redistributions of source code must retain the above copyright notice,
57 * this list of conditions and the following disclaimer. Redistributions
58 * in binary form must reproduce the above copyright notice, this list of
59 * conditions and the following disclaimer in the documentation and/or
60 * other materials provided with the distribution. Neither the name of
61 * the COPYRIGHT HOLDER(s), HEWLETT-PACKARD COMPANY, nor the names of its
62 * contributors may be used to endorse or promote products derived from
63 * this software without specific prior written permission. No right of
64 * sublicense is granted herewith. Derivatives of the software and
65 * output created using the software may be prepared, but only for
66 * Non-Commercial Uses. Derivatives of the software may be shared with
67 * others provided: (i) the others agree to abide by the list of
68 * conditions herein which includes the Non-Commercial Use restrictions;
69 * and (ii) such Derivatives of the software include the above copyright
70 * notice to acknowledge the contribution from this software where
71 * applicable, this list of conditions and the disclaimer below.
72 *
73 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
74 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
75 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
76 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
77 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
78 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
79 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
80 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
81 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
82 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
83 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
84 *
85 * Authors: Gabe Black
86 */
87
88 #include "arch/x86/miscregfile.hh"
89 #include "sim/serialize.hh"
90
91 using namespace X86ISA;
92 using namespace std;
93
94 class Checkpoint;
95
96 //These functions map register indices to names
97 string X86ISA::getMiscRegName(RegIndex index)
98 {
99 panic("No misc registers in x86 yet!\n");
100 }
101
102 void MiscRegFile::clear()
103 {
104 //When there are actually misc regs implemented, this will clear them
105 }
106
107 MiscReg MiscRegFile::readRegNoEffect(int miscReg)
108 {
109 switch(miscReg)
110 {
111 case MISCREG_CR1:
112 case MISCREG_CR5:
113 case MISCREG_CR6:
114 case MISCREG_CR7:
115 case MISCREG_CR9:
116 case MISCREG_CR10:
117 case MISCREG_CR11:
118 case MISCREG_CR12:
119 case MISCREG_CR13:
120 case MISCREG_CR14:
121 case MISCREG_CR15:
122 panic("Tried to read invalid control register %d\n", miscReg);
123 break;
124 }
125 return regVal[miscReg];
126 }
127
128 MiscReg MiscRegFile::readReg(int miscReg, ThreadContext * tc)
129 {
130 return readRegNoEffect(miscReg);
131 }
132
133 void MiscRegFile::setRegNoEffect(int miscReg, const MiscReg &val)
134 {
135 switch(miscReg)
136 {
137 case MISCREG_CR1:
138 case MISCREG_CR5:
139 case MISCREG_CR6:
140 case MISCREG_CR7:
141 case MISCREG_CR9:
142 case MISCREG_CR10:
143 case MISCREG_CR11:
144 case MISCREG_CR12:
145 case MISCREG_CR13:
146 case MISCREG_CR14:
147 case MISCREG_CR15:
148 panic("Tried to write invalid control register %d\n", miscReg);
149 break;
150 }
151 regVal[miscReg] = val;
152 }
153
154 void MiscRegFile::setReg(int miscReg,
155 const MiscReg &val, ThreadContext * tc)
156 {
157 setRegNoEffect(miscReg, val);
158 }
159
160 void MiscRegFile::serialize(std::ostream & os)
161 {
162 SERIALIZE_ARRAY(regVal, NumMiscRegs);
163 }
164
165 void MiscRegFile::unserialize(Checkpoint * cp, const std::string & section)
166 {
167 UNSERIALIZE_ARRAY(regVal, NumMiscRegs);
168 }