2 * Copyright (c) 2007 The Hewlett-Packard Development Company
3 * Copyright (c) 2011 Advanced Micro Devices, Inc.
6 * The license below extends only to copyright in the software and shall
7 * not be construed as granting a license to any other intellectual
8 * property including but not limited to intellectual property relating
9 * to a hardware implementation of the functionality of the software
10 * licensed hereunder. You may use the software subject to the license
11 * terms below provided that you ensure that this notice is replicated
12 * unmodified and in its entirety in all distributions of the software,
13 * modified or unmodified, in source code or in binary form.
15 * Redistribution and use in source and binary forms, with or without
16 * modification, are permitted provided that the following conditions are
17 * met: redistributions of source code must retain the above copyright
18 * notice, this list of conditions and the following disclaimer;
19 * redistributions in binary form must reproduce the above copyright
20 * notice, this list of conditions and the following disclaimer in the
21 * documentation and/or other materials provided with the distribution;
22 * neither the name of the copyright holders nor the names of its
23 * contributors may be used to endorse or promote products derived from
24 * this software without specific prior written permission.
26 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
27 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
28 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
29 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
30 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
31 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
32 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
33 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
34 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
35 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
36 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
41 #include "arch/x86/interrupts.hh"
42 #include "arch/x86/registers.hh"
43 #include "arch/x86/tlb.hh"
44 #include "arch/x86/utility.hh"
45 #include "arch/x86/x86_traits.hh"
46 #include "cpu/base.hh"
47 #include "fputils/fp80.h"
48 #include "sim/system.hh"
53 getArgument(ThreadContext
*tc
, int &number
, uint16_t size
, bool fp
)
56 panic("getArgument() only implemented for full system mode.\n");
58 panic("getArgument(): Floating point arguments not implemented\n");
59 } else if (size
!= 8) {
60 panic("getArgument(): Can only handle 64-bit arguments.\n");
63 // The first 6 integer arguments are passed in registers, the rest
64 // are passed on the stack.
65 const int int_reg_map
[] = {
66 INTREG_RDI
, INTREG_RSI
, INTREG_RDX
,
67 INTREG_RCX
, INTREG_R8
, INTREG_R9
69 if (number
< sizeof(int_reg_map
) / sizeof(*int_reg_map
)) {
70 return tc
->readIntReg(int_reg_map
[number
]);
72 panic("getArgument(): Don't know how to handle stack arguments.\n");
76 void initCPU(ThreadContext
*tc
, int cpuId
)
78 // This function is essentially performing a reset. The actual INIT
79 // interrupt does a subset of this, so we'll piggyback on some of its
81 InitInterrupt
init(0);
84 PCState pc
= tc
->pcState();
89 // These next two loops zero internal microcode and implicit registers.
90 // They aren't specified by the ISA but are used internally by M5's
92 for (int index
= 0; index
< NumMicroIntRegs
; index
++) {
93 tc
->setIntReg(INTREG_MICRO(index
), 0);
96 for (int index
= 0; index
< NumImplicitIntRegs
; index
++) {
97 tc
->setIntReg(INTREG_IMPLICIT(index
), 0);
100 // Set integer register EAX to 0 to indicate that the optional BIST
101 // passed. No BIST actually runs, but software may still check this
102 // register for errors.
103 tc
->setIntReg(INTREG_RAX
, 0);
105 tc
->setMiscReg(MISCREG_CR0
, 0x0000000060000010ULL
);
106 tc
->setMiscReg(MISCREG_CR8
, 0);
108 // TODO initialize x87, 64 bit, and 128 bit media state
110 tc
->setMiscReg(MISCREG_MTRRCAP
, 0x0508);
111 for (int i
= 0; i
< 8; i
++) {
112 tc
->setMiscReg(MISCREG_MTRR_PHYS_BASE(i
), 0);
113 tc
->setMiscReg(MISCREG_MTRR_PHYS_MASK(i
), 0);
115 tc
->setMiscReg(MISCREG_MTRR_FIX_64K_00000
, 0);
116 tc
->setMiscReg(MISCREG_MTRR_FIX_16K_80000
, 0);
117 tc
->setMiscReg(MISCREG_MTRR_FIX_16K_A0000
, 0);
118 tc
->setMiscReg(MISCREG_MTRR_FIX_4K_C0000
, 0);
119 tc
->setMiscReg(MISCREG_MTRR_FIX_4K_C8000
, 0);
120 tc
->setMiscReg(MISCREG_MTRR_FIX_4K_D0000
, 0);
121 tc
->setMiscReg(MISCREG_MTRR_FIX_4K_D8000
, 0);
122 tc
->setMiscReg(MISCREG_MTRR_FIX_4K_E0000
, 0);
123 tc
->setMiscReg(MISCREG_MTRR_FIX_4K_E8000
, 0);
124 tc
->setMiscReg(MISCREG_MTRR_FIX_4K_F0000
, 0);
125 tc
->setMiscReg(MISCREG_MTRR_FIX_4K_F8000
, 0);
127 tc
->setMiscReg(MISCREG_DEF_TYPE
, 0);
129 tc
->setMiscReg(MISCREG_MCG_CAP
, 0x104);
130 tc
->setMiscReg(MISCREG_MCG_STATUS
, 0);
131 tc
->setMiscReg(MISCREG_MCG_CTL
, 0);
133 for (int i
= 0; i
< 5; i
++) {
134 tc
->setMiscReg(MISCREG_MC_CTL(i
), 0);
135 tc
->setMiscReg(MISCREG_MC_STATUS(i
), 0);
136 tc
->setMiscReg(MISCREG_MC_ADDR(i
), 0);
137 tc
->setMiscReg(MISCREG_MC_MISC(i
), 0);
140 tc
->setMiscReg(MISCREG_TSC
, 0);
141 tc
->setMiscReg(MISCREG_TSC_AUX
, 0);
143 for (int i
= 0; i
< 4; i
++) {
144 tc
->setMiscReg(MISCREG_PERF_EVT_SEL(i
), 0);
145 tc
->setMiscReg(MISCREG_PERF_EVT_CTR(i
), 0);
148 tc
->setMiscReg(MISCREG_STAR
, 0);
149 tc
->setMiscReg(MISCREG_LSTAR
, 0);
150 tc
->setMiscReg(MISCREG_CSTAR
, 0);
152 tc
->setMiscReg(MISCREG_SF_MASK
, 0);
154 tc
->setMiscReg(MISCREG_KERNEL_GS_BASE
, 0);
156 tc
->setMiscReg(MISCREG_SYSENTER_CS
, 0);
157 tc
->setMiscReg(MISCREG_SYSENTER_ESP
, 0);
158 tc
->setMiscReg(MISCREG_SYSENTER_EIP
, 0);
160 tc
->setMiscReg(MISCREG_PAT
, 0x0007040600070406ULL
);
162 tc
->setMiscReg(MISCREG_SYSCFG
, 0x20601);
164 tc
->setMiscReg(MISCREG_IORR_BASE0
, 0);
165 tc
->setMiscReg(MISCREG_IORR_BASE1
, 0);
167 tc
->setMiscReg(MISCREG_IORR_MASK0
, 0);
168 tc
->setMiscReg(MISCREG_IORR_MASK1
, 0);
170 tc
->setMiscReg(MISCREG_TOP_MEM
, 0x4000000);
171 tc
->setMiscReg(MISCREG_TOP_MEM2
, 0x0);
173 tc
->setMiscReg(MISCREG_DEBUG_CTL_MSR
, 0);
174 tc
->setMiscReg(MISCREG_LAST_BRANCH_FROM_IP
, 0);
175 tc
->setMiscReg(MISCREG_LAST_BRANCH_TO_IP
, 0);
176 tc
->setMiscReg(MISCREG_LAST_EXCEPTION_FROM_IP
, 0);
177 tc
->setMiscReg(MISCREG_LAST_EXCEPTION_TO_IP
, 0);
179 // Invalidate the caches (this should already be done for us)
181 LocalApicBase lApicBase
= 0;
182 lApicBase
.base
= 0xFEE00000 >> 12;
183 lApicBase
.enable
= 1;
184 lApicBase
.bsp
= (cpuId
== 0);
185 tc
->setMiscReg(MISCREG_APIC_BASE
, lApicBase
);
187 Interrupts
* interrupts
= dynamic_cast<Interrupts
*>(
188 tc
->getCpuPtr()->getInterruptController());
191 interrupts
->setRegNoEffect(APIC_ID
, cpuId
<< 24);
193 interrupts
->setRegNoEffect(APIC_VERSION
, (5 << 16) | 0x14);
195 // TODO Set the SMRAM base address (SMBASE) to 0x00030000
197 tc
->setMiscReg(MISCREG_VM_CR
, 0);
198 tc
->setMiscReg(MISCREG_IGNNE
, 0);
199 tc
->setMiscReg(MISCREG_SMM_CTL
, 0);
200 tc
->setMiscReg(MISCREG_VM_HSAVE_PA
, 0);
203 void startupCPU(ThreadContext
*tc
, int cpuId
)
205 if (cpuId
== 0 || !FullSystem
) {
206 tc
->activate(Cycles(0));
208 // This is an application processor (AP). It should be initialized to
209 // look like only the BIOS POST has run on it and put then put it into
211 tc
->suspend(Cycles(0));
216 copyMiscRegs(ThreadContext
*src
, ThreadContext
*dest
)
218 // This function assumes no side effects other than TLB invalidation
219 // need to be considered while copying state. That will likely not be
220 // true in the future.
221 for (int i
= 0; i
< NUM_MISCREGS
; ++i
) {
222 if ( ( i
!= MISCREG_CR1
&&
223 !(i
> MISCREG_CR4
&& i
< MISCREG_CR8
) &&
224 !(i
> MISCREG_CR8
&& i
<= MISCREG_CR15
) ) == false) {
227 dest
->setMiscRegNoEffect(i
, src
->readMiscRegNoEffect(i
));
230 // The TSC has to be updated with side-effects if the CPUs in a
231 // CPU switch have different frequencies.
232 dest
->setMiscReg(MISCREG_TSC
, src
->readMiscReg(MISCREG_TSC
));
234 dest
->getITBPtr()->flushAll();
235 dest
->getDTBPtr()->flushAll();
239 copyRegs(ThreadContext
*src
, ThreadContext
*dest
)
242 for (int i
= 0; i
< NumIntRegs
; ++i
)
243 dest
->setIntReg(i
, src
->readIntReg(i
));
245 for (int i
= 0; i
< NumFloatRegs
; ++i
)
246 dest
->setFloatRegBits(i
, src
->readFloatRegBits(i
));
247 copyMiscRegs(src
, dest
);
248 dest
->pcState(src
->pcState());
252 skipFunction(ThreadContext
*tc
)
254 panic("Not implemented for x86\n");
258 getRFlags(ThreadContext
*tc
)
260 const uint64_t ncc_flags(tc
->readMiscRegNoEffect(MISCREG_RFLAGS
));
261 const uint64_t cc_flags(tc
->readIntReg(X86ISA::INTREG_PSEUDO(0)));
262 const uint64_t cfof_bits(tc
->readIntReg(X86ISA::INTREG_PSEUDO(1)));
263 const uint64_t df_bit(tc
->readIntReg(X86ISA::INTREG_PSEUDO(2)));
264 // ecf (PSEUDO(3)) & ezf (PSEUDO(4)) are only visible to
265 // microcode, so we can safely ignore them.
267 // Reconstruct the real rflags state, mask out internal flags, and
268 // make sure reserved bits have the expected values.
269 return ((ncc_flags
| cc_flags
| cfof_bits
| df_bit
) & 0x3F7FD5)
274 setRFlags(ThreadContext
*tc
, uint64_t val
)
276 tc
->setIntReg(X86ISA::INTREG_PSEUDO(0), val
& ccFlagMask
);
277 tc
->setIntReg(X86ISA::INTREG_PSEUDO(1), val
& cfofMask
);
278 tc
->setIntReg(X86ISA::INTREG_PSEUDO(2), val
& DFBit
);
280 // Internal microcode registers (ECF & EZF)
281 tc
->setIntReg(X86ISA::INTREG_PSEUDO(3), 0);
282 tc
->setIntReg(X86ISA::INTREG_PSEUDO(4), 0);
284 // Update the RFLAGS misc reg with whatever didn't go into the
286 tc
->setMiscReg(MISCREG_RFLAGS
, val
& ~(ccFlagMask
| cfofMask
| DFBit
));
290 convX87TagsToXTags(uint16_t ftw
)
293 for (int i
= 0; i
< 8; ++i
) {
294 // Extract the tag for the current element on the FP stack
295 const unsigned tag((ftw
>> (2 * i
)) & 0x3);
298 * Check the type of the current FP element. Valid values are:
301 * 2 == Special (Nan, unsupported, infinity, denormal)
304 // The xsave version of the tag word only keeps track of
305 // whether the element is empty or not. Set the corresponding
306 // bit in the ftwx if it's not empty,
315 convX87XTagsToTags(uint8_t ftwx
)
318 for (int i
= 0; i
< 8; ++i
) {
319 const unsigned xtag(((ftwx
>> i
) & 0x1));
321 // The xtag for an x87 stack position is 0 for empty stack positions.
323 // Set the tag word to 3 (empty) for the current element.
324 ftw
|= 0x3 << (2 * i
);
326 // TODO: We currently assume that non-empty elements are
327 // valid (0x0), but we should ideally reconstruct the full
328 // state (valid/zero/special).
336 genX87Tags(uint16_t ftw
, uint8_t top
, int8_t spm
)
338 const uint8_t new_top((top
+ spm
+ 8) % 8);
341 // Removing elements from the stack. Flag the elements as empty.
342 for (int i
= top
; i
!= new_top
; i
= (i
+ 1 + 8) % 8)
343 ftw
|= 0x3 << (2 * i
);
344 } else if (spm
< 0) {
345 // Adding elements to the stack. Flag the new elements as
346 // valid. We should ideally decode them and "do the right
348 for (int i
= new_top
; i
!= top
; i
= (i
+ 1 + 8) % 8)
349 ftw
&= ~(0x3 << (2 * i
));
356 loadFloat80(const void *_mem
)
358 const fp80_t
*fp80((const fp80_t
*)_mem
);
360 return fp80_cvtd(*fp80
);
364 storeFloat80(void *_mem
, double value
)
366 fp80_t
*fp80((fp80_t
*)_mem
);
368 *fp80
= fp80_cvfd(value
);
371 } // namespace X86_ISA