2 * Copyright (c) 2011 ARM Limited
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
14 * Copyright (c) 2002-2005 The Regents of The University of Michigan
15 * Copyright (c) 2011 Regents of the University of California
16 * All rights reserved.
18 * Redistribution and use in source and binary forms, with or without
19 * modification, are permitted provided that the following conditions are
20 * met: redistributions of source code must retain the above copyright
21 * notice, this list of conditions and the following disclaimer;
22 * redistributions in binary form must reproduce the above copyright
23 * notice, this list of conditions and the following disclaimer in the
24 * documentation and/or other materials provided with the distribution;
25 * neither the name of the copyright holders nor the names of its
26 * contributors may be used to endorse or promote products derived from
27 * this software without specific prior written permission.
29 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
30 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
31 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
32 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
33 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
34 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
35 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
36 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
37 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
38 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
39 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
41 * Authors: Steve Reinhardt
46 #ifndef __CPU_BASE_HH__
47 #define __CPU_BASE_HH__
51 #include "arch/interrupts.hh"
52 #include "arch/isa_traits.hh"
53 #include "arch/microcode_rom.hh"
54 #include "base/statistics.hh"
55 #include "config/the_isa.hh"
56 #include "mem/mem_object.hh"
57 #include "sim/eventq.hh"
58 #include "sim/full_system.hh"
59 #include "sim/insttracer.hh"
72 class CPUProgressEvent : public Event
81 CPUProgressEvent(BaseCPU *_cpu, Tick ival = 0);
85 void interval(Tick ival) { _interval = ival; }
86 Tick interval() { return _interval; }
88 void repeatEvent(bool repeat) { _repeatEvent = repeat; }
90 virtual const char *description() const;
93 class BaseCPU : public MemObject
96 // CPU's clock period in terms of the number of ticks of curTime.
98 // @todo remove me after debugging with legion done
100 // every cpu has an id, put it in the base cpu
101 // Set at initialization, only time a cpuId might change is during a
102 // takeover (which should be done from within the BaseCPU anyway,
103 // therefore no setCpuId() method is provided
106 /** instruction side request id that must be placed in all requests */
107 MasterID _instMasterId;
109 /** data side request id that must be placed in all requests */
110 MasterID _dataMasterId;
113 * Define a base class for the CPU ports (instruction and data)
114 * that is refined in the subclasses. This class handles the
115 * common cases, i.e. the functional accesses and the status
116 * changes and address range queries. The default behaviour for
117 * both atomic and timing access is to panic and the corresponding
118 * subclasses have to override these methods.
120 class CpuPort : public Port
125 * Create a CPU port with a name and a structural owner.
127 * @param _name port name including the owner
128 * @param _name structural owner of this port
130 CpuPort(const std::string& _name, MemObject* _owner) :
136 virtual bool recvTiming(PacketPtr pkt);
138 virtual Tick recvAtomic(PacketPtr pkt);
140 virtual void recvRetry();
142 void recvFunctional(PacketPtr pkt);
144 void recvRangeChange();
151 * Purely virtual method that returns a reference to the data
152 * port. All subclasses must implement this method.
154 * @return a reference to the data port
156 virtual CpuPort &getDataPort() = 0;
159 * Purely virtual method that returns a reference to the instruction
160 * port. All subclasses must implement this method.
162 * @return a reference to the instruction port
164 virtual CpuPort &getInstPort() = 0;
166 /** Reads this CPU's ID. */
167 int cpuId() { return _cpuId; }
169 /** Reads this CPU's unique data requestor ID */
170 MasterID dataMasterId() { return _dataMasterId; }
171 /** Reads this CPU's unique instruction requestor ID */
172 MasterID instMasterId() { return _instMasterId; }
175 * Get a port on this MemObject. This method is virtual to allow
176 * the subclasses of the BaseCPU to override it. All CPUs have a
177 * data and instruction port, but the Atomic CPU (in its current
178 * form) adds a port directly connected to the memory and has to
181 * This method uses getDataPort and getInstPort to resolve the two
184 * @param if_name the port name
185 * @param idx ignored index
187 * @return a pointer to the port with the given name
189 virtual Port *getPort(const std::string &if_name, int idx = -1);
192 inline Tick frequency() const { return SimClock::Frequency / clock; }
193 inline Tick ticks(int numCycles) const { return clock * numCycles; }
194 inline Tick curCycle() const { return curTick() / clock; }
195 inline Tick tickToCycles(Tick val) const { return val / clock; }
196 inline void workItemBegin() { numWorkItemsStarted++; }
197 inline void workItemEnd() { numWorkItemsCompleted++; }
198 // @todo remove me after debugging with legion done
199 Tick instCount() { return instCnt; }
201 /** The next cycle the CPU should be scheduled, given a cache
202 * access or quiesce event returning on this cycle. This function
203 * may return curTick() if the CPU should run on the current cycle.
207 /** The next cycle the CPU should be scheduled, given a cache
208 * access or quiesce event returning on the given Tick. This
209 * function may return curTick() if the CPU should run on the
211 * @param begin_tick The tick that the event is completing on.
213 Tick nextCycle(Tick begin_tick);
215 TheISA::MicrocodeRom microcodeRom;
218 TheISA::Interrupts *interrupts;
222 getInterruptController()
227 virtual void wakeup() = 0;
230 postInterrupt(int int_num, int index)
232 interrupts->post(int_num, index);
238 clearInterrupt(int int_num, int index)
240 interrupts->clear(int_num, index);
246 interrupts->clearAll();
250 checkInterrupts(ThreadContext *tc) const
252 return FullSystem && interrupts->checkInterrupts(tc);
255 class ProfileEvent : public Event
262 ProfileEvent(BaseCPU *cpu, Tick interval);
265 ProfileEvent *profileEvent;
268 std::vector<ThreadContext *> threadContexts;
269 std::vector<TheISA::Predecoder *> predecoders;
271 Trace::InstTracer * tracer;
275 // Mask to align PCs to MachInst sized boundaries
276 static const Addr PCMask = ~((Addr)sizeof(TheISA::MachInst) - 1);
278 /// Provide access to the tracer pointer
279 Trace::InstTracer * getTracer() { return tracer; }
281 /// Notify the CPU that the indicated context is now active. The
282 /// delay parameter indicates the number of ticks to wait before
283 /// executing (typically 0 or 1).
284 virtual void activateContext(ThreadID thread_num, int delay) {}
286 /// Notify the CPU that the indicated context is now suspended.
287 virtual void suspendContext(ThreadID thread_num) {}
289 /// Notify the CPU that the indicated context is now deallocated.
290 virtual void deallocateContext(ThreadID thread_num) {}
292 /// Notify the CPU that the indicated context is now halted.
293 virtual void haltContext(ThreadID thread_num) {}
295 /// Given a Thread Context pointer return the thread num
296 int findContext(ThreadContext *tc);
298 /// Given a thread num get tho thread context for it
299 ThreadContext *getContext(int tn) { return threadContexts[tn]; }
302 typedef BaseCPUParams Params;
303 const Params *params() const
304 { return reinterpret_cast<const Params *>(_params); }
305 BaseCPU(Params *params, bool is_checker = false);
309 virtual void startup();
310 virtual void regStats();
312 virtual void activateWhenReady(ThreadID tid) {};
314 void registerThreadContexts();
316 /// Prepare for another CPU to take over execution. When it is
317 /// is ready (drained pipe) it signals the sampler.
318 virtual void switchOut();
320 /// Take over execution from the given CPU. Used for warm-up and
322 virtual void takeOverFrom(BaseCPU *);
325 * Number of threads we're actually simulating (<= SMT_MAX_THREADS).
326 * This is a constant for the duration of the simulation.
331 * Vector of per-thread instruction-based event queues. Used for
332 * scheduling events based on number of instructions committed by
333 * a particular thread.
335 EventQueue **comInstEventQueue;
338 * Vector of per-thread load-based event queues. Used for
339 * scheduling events based on number of loads committed by
340 *a particular thread.
342 EventQueue **comLoadEventQueue;
349 * Serialize this object to the given output stream.
350 * @param os The stream to serialize to.
352 virtual void serialize(std::ostream &os);
355 * Reconstruct the state of this object from a checkpoint.
356 * @param cp The checkpoint use.
357 * @param section The section name of this object
359 virtual void unserialize(Checkpoint *cp, const std::string §ion);
362 * Return pointer to CPU's branch predictor (NULL if none).
363 * @return Branch predictor pointer.
365 virtual BranchPred *getBranchPred() { return NULL; };
367 virtual Counter totalInsts() const = 0;
369 virtual Counter totalOps() const = 0;
373 bool functionTracingEnabled;
374 std::ostream *functionTraceStream;
375 Addr currentFunctionStart;
376 Addr currentFunctionEnd;
377 Tick functionEntryTick;
378 void enableFunctionTrace();
379 void traceFunctionsInternal(Addr pc);
382 static std::vector<BaseCPU *> cpuList; //!< Static global cpu list
385 void traceFunctions(Addr pc)
387 if (functionTracingEnabled)
388 traceFunctionsInternal(pc);
391 static int numSimulatedCPUs() { return cpuList.size(); }
392 static Counter numSimulatedInsts()
396 int size = cpuList.size();
397 for (int i = 0; i < size; ++i)
398 total += cpuList[i]->totalInsts();
403 static Counter numSimulatedOps()
407 int size = cpuList.size();
408 for (int i = 0; i < size; ++i)
409 total += cpuList[i]->totalOps();
415 // Number of CPU cycles simulated
416 Stats::Scalar numCycles;
417 Stats::Scalar numWorkItemsStarted;
418 Stats::Scalar numWorkItemsCompleted;
421 #endif // __CPU_BASE_HH__