2 * Copyright (c) 2011 ARM Limited
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
14 * Copyright (c) 2004-2006 The Regents of The University of Michigan
15 * All rights reserved.
17 * Redistribution and use in source and binary forms, with or without
18 * modification, are permitted provided that the following conditions are
19 * met: redistributions of source code must retain the above copyright
20 * notice, this list of conditions and the following disclaimer;
21 * redistributions in binary form must reproduce the above copyright
22 * notice, this list of conditions and the following disclaimer in the
23 * documentation and/or other materials provided with the distribution;
24 * neither the name of the copyright holders nor the names of its
25 * contributors may be used to endorse or promote products derived from
26 * this software without specific prior written permission.
28 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
48 #include "base/cprintf.hh"
49 #include "base/trace.hh"
50 #include "config/the_isa.hh"
51 #include "config/use_checker.hh"
52 #include "cpu/base_dyn_inst.hh"
53 #include "cpu/exetrace.hh"
54 #include "debug/DynInst.hh"
55 #include "debug/IQ.hh"
56 #include "mem/request.hh"
57 #include "sim/faults.hh"
60 BaseDynInst<Impl>::BaseDynInst(StaticInstPtr _staticInst,
61 StaticInstPtr _macroop,
62 TheISA::PCState _pc, TheISA::PCState _predPC,
63 InstSeqNum seq_num, ImplCPU *cpu)
64 : staticInst(_staticInst), macroop(_macroop), traceData(NULL), cpu(cpu)
76 BaseDynInst<Impl>::BaseDynInst(StaticInstPtr _staticInst,
77 StaticInstPtr _macroop)
78 : staticInst(_staticInst), macroop(_macroop), traceData(NULL)
86 BaseDynInst<Impl>::initVars()
93 translationStarted = false;
94 translationCompleted = false;
95 possibleLoadViolation = false;
96 hitExternalSnoop = false;
98 isUncacheable = false;
113 // Eventually make this a parameter.
116 // Also make this a parameter, or perhaps get it from xc or cpu.
119 // Initialize the fault to be NoFault.
125 if (cpu->instcount > 1500) {
130 assert(cpu->instcount <= 1500);
134 "DynInst: [sn:%lli] Instruction created. Instcount for %s = %i\n",
135 seqNum, cpu->name(), cpu->instcount);
139 cpu->snList.insert(seqNum);
147 template <class Impl>
148 BaseDynInst<Impl>::~BaseDynInst()
164 "DynInst: [sn:%lli] Instruction destroyed. Instcount for %s = %i\n",
165 seqNum, cpu->name(), cpu->instcount);
168 cpu->snList.erase(seqNum);
174 #endif // USE_CHECKER
178 template <class Impl>
180 BaseDynInst<Impl>::dumpSNList()
182 std::set<InstSeqNum>::iterator sn_it = cpu->snList.begin();
185 while (sn_it != cpu->snList.end()) {
186 cprintf("%i: [sn:%lli] not destroyed\n", count, (*sn_it));
193 template <class Impl>
195 BaseDynInst<Impl>::dump()
197 cprintf("T%d : %#08d `", threadNumber, pc.instAddr());
198 std::cout << staticInst->disassemble(pc.instAddr());
202 template <class Impl>
204 BaseDynInst<Impl>::dump(std::string &outstring)
206 std::ostringstream s;
207 s << "T" << threadNumber << " : 0x" << pc.instAddr() << " "
208 << staticInst->disassemble(pc.instAddr());
213 template <class Impl>
215 BaseDynInst<Impl>::markSrcRegReady()
217 DPRINTF(IQ, "[sn:%lli] has %d ready out of %d sources. RTI %d)\n",
218 seqNum, readyRegs+1, numSrcRegs(), readyToIssue());
219 if (++readyRegs == numSrcRegs()) {
224 template <class Impl>
226 BaseDynInst<Impl>::markSrcRegReady(RegIndex src_idx)
228 _readySrcRegIdx[src_idx] = true;
233 template <class Impl>
235 BaseDynInst<Impl>::eaSrcsReady()
237 // For now I am assuming that src registers 1..n-1 are the ones that the
238 // EA calc depends on. (i.e. src reg 0 is the source of the data to be
241 for (int i = 1; i < numSrcRegs(); ++i) {
242 if (!_readySrcRegIdx[i])