2 * Copyright (c) 2007 MIPS Technologies, Inc.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 * Authors: Korey Sewell
32 #ifndef __CPU_INORDER_FETCH_SEQ_UNIT_HH__
33 #define __CPU_INORDER_FETCH_SEQ_UNIT_HH__
39 #include "config/the_isa.hh"
40 #include "cpu/inorder/resource.hh"
41 #include "cpu/inorder/inorder_dyn_inst.hh"
42 #include "cpu/inorder/pipeline_traits.hh"
43 #include "cpu/inorder/cpu.hh"
45 class FetchSeqUnit : public Resource {
47 typedef ThePipeline::DynInstPtr DynInstPtr;
55 FetchSeqUnit(std::string res_name, int res_id, int res_width,
56 int res_latency, InOrderCPU *_cpu, ThePipeline::Params *params);
57 virtual ~FetchSeqUnit() {}
60 virtual void activateThread(ThreadID tid);
61 virtual void deactivateThread(ThreadID tid);
62 virtual void execute(int slot_num);
64 /** Override default Resource squash sequence. This actually,
65 * looks in the global communication buffer to get squash
68 virtual void squash(DynInstPtr inst, int squash_stage,
69 InstSeqNum squash_seq_num, ThreadID tid);
72 inline void squashAfterInst(DynInstPtr inst, int stage_num, ThreadID tid);
77 bool pcValid[ThePipeline::MaxThreads];
78 int pcBlockStage[ThePipeline::MaxThreads];
80 TheISA::IntReg PC[ThePipeline::MaxThreads];
81 TheISA::IntReg nextPC[ThePipeline::MaxThreads];
82 TheISA::IntReg nextNPC[ThePipeline::MaxThreads];
84 /** Tracks delay slot information for threads in ISAs which use
87 struct DelaySlotInfo {
88 InstSeqNum delaySlotSeqNum;
89 InstSeqNum branchSeqNum;
95 DelaySlotInfo delaySlotInfo[ThePipeline::MaxThreads];
97 /** Squash Seq. Nums*/
98 InstSeqNum squashSeqNum[ThePipeline::MaxThreads];
100 /** Squash Seq. Nums*/
101 Tick lastSquashCycle[ThePipeline::MaxThreads];
103 /** @todo: Add Resource Stats Here */
106 class FetchSeqEvent : public ResourceEvent {
108 /** Constructs a resource event. */
110 virtual ~FetchSeqEvent() {}
112 /** Processes a resource event. */
113 virtual void process();