cpu: Delete authors lists from the cpu directory.
[gem5.git] / src / cpu / kvm / BaseKvmCPU.py
1 # Copyright (c) 2012 ARM Limited
2 # All rights reserved.
3 #
4 # The license below extends only to copyright in the software and shall
5 # not be construed as granting a license to any other intellectual
6 # property including but not limited to intellectual property relating
7 # to a hardware implementation of the functionality of the software
8 # licensed hereunder. You may use the software subject to the license
9 # terms below provided that you ensure that this notice is replicated
10 # unmodified and in its entirety in all distributions of the software,
11 # modified or unmodified, in source code or in binary form.
12 #
13 # Redistribution and use in source and binary forms, with or without
14 # modification, are permitted provided that the following conditions are
15 # met: redistributions of source code must retain the above copyright
16 # notice, this list of conditions and the following disclaimer;
17 # redistributions in binary form must reproduce the above copyright
18 # notice, this list of conditions and the following disclaimer in the
19 # documentation and/or other materials provided with the distribution;
20 # neither the name of the copyright holders nor the names of its
21 # contributors may be used to endorse or promote products derived from
22 # this software without specific prior written permission.
23 #
24 # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
25 # "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
26 # LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
27 # A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
28 # OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
29 # SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
30 # LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
31 # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
32 # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
33 # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
34 # OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
35
36 from m5.SimObject import *
37 from m5.params import *
38 from m5.proxy import *
39
40 from m5.objects.BaseCPU import BaseCPU
41 from m5.objects.KvmVM import KvmVM
42
43 class BaseKvmCPU(BaseCPU):
44 type = 'BaseKvmCPU'
45 cxx_header = "cpu/kvm/base.hh"
46 abstract = True
47
48 @cxxMethod
49 def dump(self):
50 """Dump the internal state of KVM to standard out."""
51 pass
52
53 @classmethod
54 def memory_mode(cls):
55 return 'atomic_noncaching'
56
57 @classmethod
58 def require_caches(cls):
59 return False
60
61 @classmethod
62 def support_take_over(cls):
63 return True
64
65 useCoalescedMMIO = Param.Bool(False, "Use coalesced MMIO (EXPERIMENTAL)")
66 usePerfOverflow = Param.Bool(False, "Use perf event overflow counters (EXPERIMENTAL)")
67 alwaysSyncTC = Param.Bool(False,
68 "Always sync thread contexts on entry/exit")
69
70 hostFreq = Param.Clock("2GHz", "Host clock frequency")
71 hostFactor = Param.Float(1.0, "Cycle scale factor")