2 * Copyright (c) 2002-2005 The Regents of The University of Michigan
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 * Authors: Erik Hallnor
32 #ifndef __CPU_MEMTEST_MEMTEST_HH__
33 #define __CPU_MEMTEST_MEMTEST_HH__
37 #include "base/statistics.hh"
38 #include "mem/functional/functional.hh"
39 #include "mem/mem_interface.hh"
40 #include "sim/eventq.hh"
41 #include "sim/sim_exit.hh"
42 #include "sim/sim_object.hh"
43 #include "sim/stats.hh"
46 class MemTest : public SimObject
50 MemTest(const std::string &name,
51 MemInterface *_cache_interface,
52 FunctionalMemory *main_mem,
53 FunctionalMemory *check_mem,
55 unsigned _percentReads,
56 unsigned _percentCopies,
57 unsigned _percentUncacheable,
58 unsigned _progressInterval,
59 unsigned _percentSourceUnaligned,
60 unsigned _percentDestUnaligned,
64 // register statistics
65 virtual void regStats();
67 inline Tick cycles(int numCycles) const { return numCycles; }
69 // main simulation loop (one cycle)
73 class TickEvent : public Event
79 : Event(&mainEventQueue, CPU_Tick_Pri), cpu(c) {}
80 void process() {cpu->tick();}
81 virtual const char *description() { return "tick event"; }
86 MemInterface *cacheInterface;
87 FunctionalMemory *mainMem;
88 FunctionalMemory *checkMem;
89 CPUExecContext *cpuXC;
91 unsigned size; // size of testing memory region
93 unsigned percentReads; // target percentage of read accesses
94 unsigned percentCopies; // target percentage of copy accesses
95 unsigned percentUncacheable;
99 std::set<unsigned> outstandingAddrs;
105 Addr blockAddr(Addr addr)
107 return (addr & ~blockAddrMask);
112 Addr baseAddr1; // fix this to option
113 Addr baseAddr2; // fix this to option
116 unsigned progressInterval; // frequency of progress reports
117 Tick nextProgressMessage; // access # for next progress report
119 unsigned percentSourceUnaligned;
120 unsigned percentDestUnaligned;
122 Tick noResponseCycles;
126 Stats::Scalar<> numReadsStat;
127 Stats::Scalar<> numWritesStat;
128 Stats::Scalar<> numCopiesStat;
130 // called by MemCompleteEvent::process()
131 void completeRequest(MemReqPtr &req, uint8_t *data);
133 friend class MemCompleteEvent;
137 class MemCompleteEvent : public Event
145 MemCompleteEvent(MemReqPtr &_req, uint8_t *_data, MemTest *_tester)
146 : Event(&mainEventQueue),
147 req(_req), data(_data), tester(_tester)
153 virtual const char *description();
156 #endif // __CPU_MEMTEST_MEMTEST_HH__