2 * Copyright (c) 2004-2005 The Regents of The University of Michigan
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31 // Todo: Create destructor.
32 // Have it so that there's a more meaningful name given to the variable
33 // that marks the beginning of the FP registers.
35 #ifndef __CPU_O3_RENAME_MAP_HH__
36 #define __CPU_O3_RENAME_MAP_HH__
42 #include "cpu/o3/free_list.hh"
43 #include "arch/types.hh"
48 typedef TheISA::RegIndex RegIndex;
51 * Pair of a logical register and a physical register. Tells the
52 * previous mapping of a logical register to a physical register.
53 * Used to roll back the rename map to a previous state.
55 typedef std::pair<RegIndex, PhysRegIndex> UnmapInfo;
58 * Pair of a physical register and a physical register. Used to
59 * return the physical register that a logical register has been
60 * renamed to, and the previous physical register that the same
61 * logical register was previously mapped to.
63 typedef std::pair<PhysRegIndex, PhysRegIndex> RenameInfo;
66 /** Default constructor. init() must be called prior to use. */
72 /** Initializes rename map with given parameters. */
73 void init(unsigned _numLogicalIntRegs,
74 unsigned _numPhysicalIntRegs,
75 PhysRegIndex &_int_reg_start,
77 unsigned _numLogicalFloatRegs,
78 unsigned _numPhysicalFloatRegs,
79 PhysRegIndex &_float_reg_start,
81 unsigned _numMiscRegs,
84 RegIndex _floatZeroReg,
89 /** Sets the free list used with this rename map. */
90 void setFreeList(SimpleFreeList *fl_ptr);
92 //Tell rename map to get a free physical register for a given
93 //architected register. Not sure it should have a return value,
94 //but perhaps it should have some sort of fault in case there are
96 RenameInfo rename(RegIndex arch_reg);
98 PhysRegIndex lookup(RegIndex phys_reg);
101 * Marks the given register as ready, meaning that its value has been
102 * calculated and written to the register file.
103 * @param ready_reg The index of the physical register that is now ready.
105 void setEntry(RegIndex arch_reg, PhysRegIndex renamed_reg);
107 int numFreeEntries();
113 /** Number of logical integer registers. */
114 int numLogicalIntRegs;
116 /** Number of physical integer registers. */
117 int numPhysicalIntRegs;
119 /** Number of logical floating point registers. */
120 int numLogicalFloatRegs;
122 /** Number of physical floating point registers. */
123 int numPhysicalFloatRegs;
125 /** Number of miscellaneous registers. */
128 /** Number of logical integer + float registers. */
131 /** Number of physical integer + float registers. */
134 /** The integer zero register. This implementation assumes it is always
135 * zero and never can be anything else.
139 /** The floating point zero register. This implementation assumes it is
140 * always zero and never can be anything else.
142 RegIndex floatZeroReg;
147 PhysRegIndex physical_reg;
151 : physical_reg(0), valid(false)
156 /** Integer rename map. */
157 std::vector<RenameEntry> intRenameMap;
159 /** Floating point rename map. */
160 std::vector<RenameEntry> floatRenameMap;
163 /** Free list interface. */
164 SimpleFreeList *freeList;
167 #endif //__CPU_O3_RENAME_MAP_HH__