2 * Copyright (c) 2012-2014 ARM Limited
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
14 * Redistribution and use in source and binary forms, with or without
15 * modification, are permitted provided that the following conditions are
16 * met: redistributions of source code must retain the above copyright
17 * notice, this list of conditions and the following disclaimer;
18 * redistributions in binary form must reproduce the above copyright
19 * notice, this list of conditions and the following disclaimer in the
20 * documentation and/or other materials provided with the distribution;
21 * neither the name of the copyright holders nor the names of its
22 * contributors may be used to endorse or promote products derived from
23 * this software without specific prior written permission.
25 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
41 #ifndef __CPU_SIMPLE_PROBES_SIMPOINT_HH__
42 #define __CPU_SIMPLE_PROBES_SIMPOINT_HH__
44 #include <unordered_map>
46 #include "base/output.hh"
47 #include "cpu/simple_thread.hh"
48 #include "params/SimPoint.hh"
49 #include "sim/probe/probe.hh"
52 * Probe for SimPoints BBV generation
56 * Start and end address of basic block for SimPoint profiling.
57 * This structure is used to look up the hash table of BBVs.
58 * - first: PC of first inst in basic block
59 * - second: PC of last inst in basic block
61 typedef std::pair<Addr, Addr> BasicBlockRange;
63 /** Overload hash function for BasicBlockRange type */
66 struct hash<BasicBlockRange>
69 size_t operator()(const BasicBlockRange &bb) const {
70 return hash<Addr>()(bb.first + bb.second);
75 class SimPoint : public ProbeListenerObject
78 SimPoint(const SimPointParams *params);
83 virtual void regProbeListeners();
86 * Profile basic blocks for SimPoints.
87 * Called at every macro inst to increment basic block inst counts and
88 * to profile block if end of block.
90 void profile(const std::pair<SimpleThread*, StaticInstPtr>&);
93 /** SimPoint profiling interval size in instructions */
94 const uint64_t intervalSize;
96 /** Inst count in current basic block */
97 uint64_t intervalCount;
98 /** Excess inst count from previous interval*/
99 uint64_t intervalDrift;
100 /** Pointer to SimPoint BBV output stream */
101 OutputStream *simpointStream;
103 /** Basic Block information */
107 /** Num of static insts in BB */
109 /** Accumulated dynamic inst count executed by BB */
113 /** Hash table containing all previously seen basic blocks */
114 std::unordered_map<BasicBlockRange, BBInfo> bbMap;
115 /** Currently executing basic block */
116 BasicBlockRange currentBBV;
117 /** inst count in current basic block */
118 uint64_t currentBBVInstCount;
121 #endif // __CPU_SIMPLE_PROBES_SIMPOINT_HH__