2 * Copyright (c) 2001-2006 The Regents of The University of Michigan
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 * Authors: Steve Reinhardt
36 #include "arch/isa_traits.hh"
37 #include "arch/kernel_stats.hh"
38 #include "arch/stacktrace.hh"
39 #include "arch/utility.hh"
40 #include "base/callback.hh"
41 #include "base/cprintf.hh"
42 #include "base/output.hh"
43 #include "base/trace.hh"
44 #include "config/the_isa.hh"
45 #include "cpu/base.hh"
46 #include "cpu/profile.hh"
47 #include "cpu/quiesce_event.hh"
48 #include "cpu/simple_thread.hh"
49 #include "cpu/thread_context.hh"
50 #include "mem/fs_translating_port_proxy.hh"
51 #include "mem/se_translating_port_proxy.hh"
52 #include "params/BaseCPU.hh"
53 #include "sim/faults.hh"
54 #include "sim/full_system.hh"
55 #include "sim/process.hh"
56 #include "sim/serialize.hh"
57 #include "sim/sim_exit.hh"
58 #include "sim/system.hh"
63 SimpleThread::SimpleThread(BaseCPU
*_cpu
, int _thread_num
, System
*_sys
,
64 Process
*_process
, TheISA::TLB
*_itb
,
65 TheISA::TLB
*_dtb
, TheISA::ISA
*_isa
)
66 : ThreadState(_cpu
, _thread_num
, _process
), isa(_isa
),
67 predicate(false), system(_sys
),
71 tc
= new ProxyThreadContext
<SimpleThread
>(this);
74 SimpleThread::SimpleThread(BaseCPU
*_cpu
, int _thread_num
, System
*_sys
,
75 TheISA::TLB
*_itb
, TheISA::TLB
*_dtb
,
76 TheISA::ISA
*_isa
, bool use_kernel_stats
)
77 : ThreadState(_cpu
, _thread_num
, NULL
), isa(_isa
), system(_sys
), itb(_itb
),
80 tc
= new ProxyThreadContext
<SimpleThread
>(this);
82 quiesceEvent
= new EndQuiesceEvent(tc
);
86 if (baseCpu
->params()->profile
) {
87 profile
= new FunctionProfile(system
->kernelSymtab
);
89 new MakeCallback
<SimpleThread
,
90 &SimpleThread::dumpFuncProfile
>(this);
91 registerExitCallback(cb
);
94 // let's fill with a dummy node for now so we don't get a segfault
95 // on the first cycle when there's no node available.
96 static ProfileNode dummyNode
;
97 profileNode
= &dummyNode
;
100 if (use_kernel_stats
)
101 kernelStats
= new TheISA::Kernel::Statistics(system
);
104 SimpleThread::~SimpleThread()
110 SimpleThread::takeOverFrom(ThreadContext
*oldContext
)
112 ::takeOverFrom(*tc
, *oldContext
);
113 decoder
.takeOverFrom(oldContext
->getDecoderPtr());
115 kernelStats
= oldContext
->getKernelStats();
116 funcExeInst
= oldContext
->readFuncExeInst();
117 storeCondFailures
= 0;
121 SimpleThread::copyState(ThreadContext
*oldContext
)
123 // copy over functional state
124 _status
= oldContext
->status();
125 copyArchRegs(oldContext
);
127 funcExeInst
= oldContext
->readFuncExeInst();
129 _threadId
= oldContext
->threadId();
130 _contextId
= oldContext
->contextId();
134 SimpleThread::serialize(CheckpointOut
&cp
) const
136 ThreadState::serialize(cp
);
137 ::serialize(*tc
, cp
);
142 SimpleThread::unserialize(CheckpointIn
&cp
)
144 ThreadState::unserialize(cp
);
145 ::unserialize(*tc
, cp
);
149 SimpleThread::startup()
155 SimpleThread::dumpFuncProfile()
157 OutputStream
*os(simout
.create(csprintf("profile.%s.dat", baseCpu
->name())));
158 profile
->dump(tc
, *os
->stream());
163 SimpleThread::activate()
165 if (status() == ThreadContext::Active
)
168 lastActivate
= curTick();
169 _status
= ThreadContext::Active
;
170 baseCpu
->activateContext(_threadId
);
174 SimpleThread::suspend()
176 if (status() == ThreadContext::Suspended
)
179 lastActivate
= curTick();
180 lastSuspend
= curTick();
181 _status
= ThreadContext::Suspended
;
182 baseCpu
->suspendContext(_threadId
);
189 if (status() == ThreadContext::Halted
)
192 _status
= ThreadContext::Halted
;
193 baseCpu
->haltContext(_threadId
);
198 SimpleThread::regStats(const string
&name
)
200 if (FullSystem
&& kernelStats
)
201 kernelStats
->regStats(name
+ ".kern");
205 SimpleThread::copyArchRegs(ThreadContext
*src_tc
)
207 TheISA::copyRegs(src_tc
, tc
);
210 // The following methods are defined in src/arch/alpha/ev5.cc for
212 #if THE_ISA != ALPHA_ISA
214 SimpleThread::hwrei()
220 SimpleThread::simPalCheck(int palFunc
)