2 * Copyright (c) 2006 The Regents of The University of Michigan
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31 #ifndef __CPU_THREAD_CONTEXT_HH__
32 #define __CPU_THREAD_CONTEXT_HH__
34 #include "arch/regfile.hh"
35 #include "arch/types.hh"
36 #include "config/full_system.hh"
37 #include "mem/request.hh"
38 #include "sim/faults.hh"
39 #include "sim/host.hh"
40 #include "sim/serialize.hh"
41 #include "sim/syscallreturn.hh"
42 #include "sim/byteswap.hh"
44 // @todo: Figure out a more architecture independent way to obtain the ITB and
52 class EndQuiesceEvent;
54 class TranslatingPort;
66 * ThreadContext is the external interface to all thread state for
67 * anything outside of the CPU. It provides all accessor methods to
68 * state that might be needed by external objects, ranging from
69 * register values to things such as kernel stats. It is an abstract
70 * base class; the CPU can create its own ThreadContext by either
71 * deriving from it, or using the templated ProxyThreadContext.
73 * The ThreadContext is slightly different than the ExecContext. The
74 * ThreadContext provides access to an individual thread's state; an
75 * ExecContext provides ISA access to the CPU (meaning it is
76 * implicitly multithreaded on SMT systems). Additionally the
77 * ThreadState is an abstract class that exactly defines the
78 * interface; the ExecContext is a more implicit interface that must
79 * be implemented so that the ISA can access whatever state it needs.
84 typedef TheISA::RegFile RegFile;
85 typedef TheISA::MachInst MachInst;
86 typedef TheISA::IntReg IntReg;
87 typedef TheISA::FloatReg FloatReg;
88 typedef TheISA::FloatRegBits FloatRegBits;
89 typedef TheISA::MiscRegFile MiscRegFile;
90 typedef TheISA::MiscReg MiscReg;
94 /// Initialized but not running yet. All CPUs start in
95 /// this state, but most transition to Active on cycle 1.
96 /// In MP or SMT systems, non-primary contexts will stay
97 /// in this state until a thread is assigned to them.
100 /// Running. Instructions should be executed only when
101 /// the context is in this state.
104 /// Temporarily inactive. Entered while waiting for
105 /// synchronization, etc.
108 /// Permanently shut down. Entered when target executes
109 /// m5exit pseudo-instruction. When all contexts enter
110 /// this state, the simulation will terminate.
114 virtual ~ThreadContext() { };
116 virtual BaseCPU *getCpuPtr() = 0;
118 virtual void setCpuId(int id) = 0;
120 virtual int readCpuId() = 0;
122 virtual TheISA::ITB *getITBPtr() = 0;
124 virtual TheISA::DTB *getDTBPtr() = 0;
127 virtual System *getSystemPtr() = 0;
129 virtual TheISA::Kernel::Statistics *getKernelStats() = 0;
131 virtual FunctionalPort *getPhysPort() = 0;
133 virtual VirtualPort *getVirtPort(ThreadContext *tc = NULL) = 0;
135 virtual void delVirtPort(VirtualPort *vp) = 0;
137 virtual void connectMemPorts() = 0;
139 virtual TranslatingPort *getMemPort() = 0;
141 virtual Process *getProcessPtr() = 0;
144 virtual Status status() const = 0;
146 virtual void setStatus(Status new_status) = 0;
148 /// Set the status to Active. Optional delay indicates number of
149 /// cycles to wait before beginning execution.
150 virtual void activate(int delay = 1) = 0;
152 /// Set the status to Suspended.
153 virtual void suspend() = 0;
155 /// Set the status to Unallocated.
156 virtual void deallocate(int delay = 0) = 0;
158 /// Set the status to Halted.
159 virtual void halt() = 0;
162 virtual void dumpFuncProfile() = 0;
165 virtual void takeOverFrom(ThreadContext *old_context) = 0;
167 virtual void regStats(const std::string &name) = 0;
169 virtual void serialize(std::ostream &os) = 0;
170 virtual void unserialize(Checkpoint *cp, const std::string §ion) = 0;
173 virtual EndQuiesceEvent *getQuiesceEvent() = 0;
175 // Not necessarily the best location for these...
176 // Having an extra function just to read these is obnoxious
177 virtual Tick readLastActivate() = 0;
178 virtual Tick readLastSuspend() = 0;
180 virtual void profileClear() = 0;
181 virtual void profileSample() = 0;
184 virtual int getThreadNum() = 0;
186 // Also somewhat obnoxious. Really only used for the TLB fault.
187 // However, may be quite useful in SPARC.
188 virtual TheISA::MachInst getInst() = 0;
190 virtual void copyArchRegs(ThreadContext *tc) = 0;
192 virtual void clearArchRegs() = 0;
195 // New accessors for new decoder.
197 virtual uint64_t readIntReg(int reg_idx) = 0;
199 virtual FloatReg readFloatReg(int reg_idx, int width) = 0;
201 virtual FloatReg readFloatReg(int reg_idx) = 0;
203 virtual FloatRegBits readFloatRegBits(int reg_idx, int width) = 0;
205 virtual FloatRegBits readFloatRegBits(int reg_idx) = 0;
207 virtual void setIntReg(int reg_idx, uint64_t val) = 0;
209 virtual void setFloatReg(int reg_idx, FloatReg val, int width) = 0;
211 virtual void setFloatReg(int reg_idx, FloatReg val) = 0;
213 virtual void setFloatRegBits(int reg_idx, FloatRegBits val) = 0;
215 virtual void setFloatRegBits(int reg_idx, FloatRegBits val, int width) = 0;
217 virtual uint64_t readPC() = 0;
219 virtual void setPC(uint64_t val) = 0;
221 virtual uint64_t readNextPC() = 0;
223 virtual void setNextPC(uint64_t val) = 0;
225 virtual uint64_t readNextNPC() = 0;
227 virtual void setNextNPC(uint64_t val) = 0;
229 virtual MiscReg readMiscRegNoEffect(int misc_reg) = 0;
231 virtual MiscReg readMiscReg(int misc_reg) = 0;
233 virtual void setMiscRegNoEffect(int misc_reg, const MiscReg &val) = 0;
235 virtual void setMiscReg(int misc_reg, const MiscReg &val) = 0;
237 virtual uint64_t readRegOtherThread(int misc_reg, unsigned tid) { return 0; }
239 virtual void setRegOtherThread(int misc_reg, const MiscReg &val, unsigned tid) { };
241 // Also not necessarily the best location for these two. Hopefully will go
242 // away once we decide upon where st cond failures goes.
243 virtual unsigned readStCondFailures() = 0;
245 virtual void setStCondFailures(unsigned sc_failures) = 0;
247 // Only really makes sense for old CPU model. Still could be useful though.
248 virtual bool misspeculating() = 0;
251 virtual IntReg getSyscallArg(int i) = 0;
253 // used to shift args for indirect syscall
254 virtual void setSyscallArg(int i, IntReg val) = 0;
256 virtual void setSyscallReturn(SyscallReturn return_value) = 0;
258 // Same with st cond failures.
259 virtual Counter readFuncExeInst() = 0;
261 virtual void syscall(int64_t callnum) = 0;
263 // This function exits the thread context in the CPU and returns
264 // 1 if the CPU has no more active threads (meaning it's OK to exit);
265 // Used in syscall-emulation mode when a thread calls the exit syscall.
266 virtual int exit() { return 1; };
269 virtual void changeRegFileContext(TheISA::RegContextParam param,
270 TheISA::RegContextVal val) = 0;
274 * ProxyThreadContext class that provides a way to implement a
275 * ThreadContext without having to derive from it. ThreadContext is an
276 * abstract class, so anything that derives from it and uses its
277 * interface will pay the overhead of virtual function calls. This
278 * class is created to enable a user-defined Thread object to be used
279 * wherever ThreadContexts are used, without paying the overhead of
280 * virtual function calls when it is used by itself. See
281 * simple_thread.hh for an example of this.
284 class ProxyThreadContext : public ThreadContext
287 ProxyThreadContext(TC *actual_tc)
288 { actualTC = actual_tc; }
295 BaseCPU *getCpuPtr() { return actualTC->getCpuPtr(); }
297 void setCpuId(int id) { actualTC->setCpuId(id); }
299 int readCpuId() { return actualTC->readCpuId(); }
301 TheISA::ITB *getITBPtr() { return actualTC->getITBPtr(); }
303 TheISA::DTB *getDTBPtr() { return actualTC->getDTBPtr(); }
306 System *getSystemPtr() { return actualTC->getSystemPtr(); }
308 TheISA::Kernel::Statistics *getKernelStats()
309 { return actualTC->getKernelStats(); }
311 FunctionalPort *getPhysPort() { return actualTC->getPhysPort(); }
313 VirtualPort *getVirtPort(ThreadContext *tc = NULL) { return actualTC->getVirtPort(tc); }
315 void delVirtPort(VirtualPort *vp) { return actualTC->delVirtPort(vp); }
317 void connectMemPorts() { actualTC->connectMemPorts(); }
319 TranslatingPort *getMemPort() { return actualTC->getMemPort(); }
321 Process *getProcessPtr() { return actualTC->getProcessPtr(); }
324 Status status() const { return actualTC->status(); }
326 void setStatus(Status new_status) { actualTC->setStatus(new_status); }
328 /// Set the status to Active. Optional delay indicates number of
329 /// cycles to wait before beginning execution.
330 void activate(int delay = 1) { actualTC->activate(delay); }
332 /// Set the status to Suspended.
333 void suspend() { actualTC->suspend(); }
335 /// Set the status to Unallocated.
336 void deallocate(int delay = 0) { actualTC->deallocate(); }
338 /// Set the status to Halted.
339 void halt() { actualTC->halt(); }
342 void dumpFuncProfile() { actualTC->dumpFuncProfile(); }
345 void takeOverFrom(ThreadContext *oldContext)
346 { actualTC->takeOverFrom(oldContext); }
348 void regStats(const std::string &name) { actualTC->regStats(name); }
350 void serialize(std::ostream &os) { actualTC->serialize(os); }
351 void unserialize(Checkpoint *cp, const std::string §ion)
352 { actualTC->unserialize(cp, section); }
355 EndQuiesceEvent *getQuiesceEvent() { return actualTC->getQuiesceEvent(); }
357 Tick readLastActivate() { return actualTC->readLastActivate(); }
358 Tick readLastSuspend() { return actualTC->readLastSuspend(); }
360 void profileClear() { return actualTC->profileClear(); }
361 void profileSample() { return actualTC->profileSample(); }
364 int getThreadNum() { return actualTC->getThreadNum(); }
366 // @todo: Do I need this?
367 MachInst getInst() { return actualTC->getInst(); }
369 // @todo: Do I need this?
370 void copyArchRegs(ThreadContext *tc) { actualTC->copyArchRegs(tc); }
372 void clearArchRegs() { actualTC->clearArchRegs(); }
375 // New accessors for new decoder.
377 uint64_t readIntReg(int reg_idx)
378 { return actualTC->readIntReg(reg_idx); }
380 FloatReg readFloatReg(int reg_idx, int width)
381 { return actualTC->readFloatReg(reg_idx, width); }
383 FloatReg readFloatReg(int reg_idx)
384 { return actualTC->readFloatReg(reg_idx); }
386 FloatRegBits readFloatRegBits(int reg_idx, int width)
387 { return actualTC->readFloatRegBits(reg_idx, width); }
389 FloatRegBits readFloatRegBits(int reg_idx)
390 { return actualTC->readFloatRegBits(reg_idx); }
392 void setIntReg(int reg_idx, uint64_t val)
393 { actualTC->setIntReg(reg_idx, val); }
395 void setFloatReg(int reg_idx, FloatReg val, int width)
396 { actualTC->setFloatReg(reg_idx, val, width); }
398 void setFloatReg(int reg_idx, FloatReg val)
399 { actualTC->setFloatReg(reg_idx, val); }
401 void setFloatRegBits(int reg_idx, FloatRegBits val, int width)
402 { actualTC->setFloatRegBits(reg_idx, val, width); }
404 void setFloatRegBits(int reg_idx, FloatRegBits val)
405 { actualTC->setFloatRegBits(reg_idx, val); }
407 uint64_t readPC() { return actualTC->readPC(); }
409 void setPC(uint64_t val) { actualTC->setPC(val); }
411 uint64_t readNextPC() { return actualTC->readNextPC(); }
413 void setNextPC(uint64_t val) { actualTC->setNextPC(val); }
415 uint64_t readNextNPC() { return actualTC->readNextNPC(); }
417 void setNextNPC(uint64_t val) { actualTC->setNextNPC(val); }
419 MiscReg readMiscRegNoEffect(int misc_reg)
420 { return actualTC->readMiscRegNoEffect(misc_reg); }
422 MiscReg readMiscReg(int misc_reg)
423 { return actualTC->readMiscReg(misc_reg); }
425 void setMiscRegNoEffect(int misc_reg, const MiscReg &val)
426 { return actualTC->setMiscRegNoEffect(misc_reg, val); }
428 void setMiscReg(int misc_reg, const MiscReg &val)
429 { return actualTC->setMiscReg(misc_reg, val); }
431 unsigned readStCondFailures()
432 { return actualTC->readStCondFailures(); }
434 void setStCondFailures(unsigned sc_failures)
435 { actualTC->setStCondFailures(sc_failures); }
438 bool misspeculating() { return actualTC->misspeculating(); }
441 IntReg getSyscallArg(int i) { return actualTC->getSyscallArg(i); }
443 // used to shift args for indirect syscall
444 void setSyscallArg(int i, IntReg val)
445 { actualTC->setSyscallArg(i, val); }
447 void setSyscallReturn(SyscallReturn return_value)
448 { actualTC->setSyscallReturn(return_value); }
450 void syscall(int64_t callnum)
451 { actualTC->syscall(callnum); }
453 Counter readFuncExeInst() { return actualTC->readFuncExeInst(); }
456 void changeRegFileContext(TheISA::RegContextParam param,
457 TheISA::RegContextVal val)
459 actualTC->changeRegFileContext(param, val);