2 * Copyright (c) 2006 The Regents of The University of Michigan
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31 #include "base/output.hh"
32 #include "cpu/base.hh"
33 #include "cpu/profile.hh"
34 #include "cpu/thread_state.hh"
35 #include "mem/port.hh"
36 #include "mem/translating_port.hh"
37 #include "sim/serialize.hh"
40 #include "arch/kernel_stats.hh"
41 #include "cpu/quiesce_event.hh"
42 #include "mem/vport.hh"
46 ThreadState::ThreadState(BaseCPU
*cpu
, int _cpuId
, int _tid
)
47 : baseCpu(cpu
), cpuId(_cpuId
), tid(_tid
), lastActivate(0), lastSuspend(0),
48 profile(NULL
), profileNode(NULL
), profilePC(0), quiesceEvent(NULL
),
49 physPort(NULL
), virtPort(NULL
),
50 microPC(0), nextMicroPC(1), funcExeInst(0), storeCondFailures(0)
52 ThreadState::ThreadState(BaseCPU
*cpu
, int _cpuId
, int _tid
, Process
*_process
,
54 : baseCpu(cpu
), cpuId(_cpuId
), tid(_tid
), lastActivate(0), lastSuspend(0),
55 port(NULL
), process(_process
), asid(_asid
),
56 microPC(0), nextMicroPC(1), funcExeInst(0), storeCondFailures(0)
63 ThreadState::~ThreadState()
67 delete port
->getPeer();
74 ThreadState::serialize(std::ostream
&os
)
76 SERIALIZE_ENUM(_status
);
77 // thread_num and cpu_id are deterministic from the config
78 SERIALIZE_SCALAR(funcExeInst
);
79 SERIALIZE_SCALAR(inst
);
80 SERIALIZE_SCALAR(microPC
);
81 SERIALIZE_SCALAR(nextMicroPC
);
84 Tick quiesceEndTick
= 0;
85 if (quiesceEvent
->scheduled())
86 quiesceEndTick
= quiesceEvent
->when();
87 SERIALIZE_SCALAR(quiesceEndTick
);
89 kernelStats
->serialize(os
);
94 ThreadState::unserialize(Checkpoint
*cp
, const std::string
§ion
)
97 UNSERIALIZE_ENUM(_status
);
98 // thread_num and cpu_id are deterministic from the config
99 UNSERIALIZE_SCALAR(funcExeInst
);
100 UNSERIALIZE_SCALAR(inst
);
101 UNSERIALIZE_SCALAR(microPC
);
102 UNSERIALIZE_SCALAR(nextMicroPC
);
106 UNSERIALIZE_SCALAR(quiesceEndTick
);
108 quiesceEvent
->schedule(quiesceEndTick
);
110 kernelStats
->unserialize(cp
, section
);
116 ThreadState::connectMemPorts()
123 ThreadState::connectPhysPort()
125 // @todo: For now this disregards any older port that may have
126 // already existed. Fix this memory leak once the bus port IDs
127 // for functional ports is resolved.
128 physPort
= new FunctionalPort(csprintf("%s-%d-funcport",
129 baseCpu
->name(), tid
));
130 connectToMemFunc(physPort
);
134 ThreadState::connectVirtPort()
136 // @todo: For now this disregards any older port that may have
137 // already existed. Fix this memory leak once the bus port IDs
138 // for functional ports is resolved.
139 virtPort
= new VirtualPort(csprintf("%s-%d-vport",
140 baseCpu
->name(), tid
));
141 connectToMemFunc(virtPort
);
145 ThreadState::profileClear()
152 ThreadState::profileSample()
155 profile
->sample(profileNode
, profilePC
);
160 ThreadState::getMemPort()
165 /* Use this port to for syscall emulation writes to memory. */
166 port
= new TranslatingPort(csprintf("%s-%d-funcport",
167 baseCpu
->name(), tid
),
168 process
->pTable
, false);
170 connectToMemFunc(port
);
177 ThreadState::connectToMemFunc(Port
*port
)
179 Port
*dcache_port
, *func_mem_port
;
181 dcache_port
= baseCpu
->getPort("dcache_port");
182 assert(dcache_port
!= NULL
);
184 MemObject
*mem_object
= dcache_port
->getPeer()->getOwner();
185 assert(mem_object
!= NULL
);
187 func_mem_port
= mem_object
->getPort("functional");
188 assert(func_mem_port
!= NULL
);
190 func_mem_port
->setPeer(port
);
191 port
->setPeer(func_mem_port
);