cpu: Delete authors lists from the cpu directory.
[gem5.git] / src / cpu / trace / TraceCPU.py
1 # Copyright (c) 2013 - 2016 ARM Limited
2 # All rights reserved.
3 #
4 # The license below extends only to copyright in the software and shall
5 # not be construed as granting a license to any other intellectual
6 # property including but not limited to intellectual property relating
7 # to a hardware implementation of the functionality of the software
8 # licensed hereunder. You may use the software subject to the license
9 # terms below provided that you ensure that this notice is replicated
10 # unmodified and in its entirety in all distributions of the software,
11 # modified or unmodified, in source code or in binary form.
12 #
13 # Redistribution and use in source and binary forms, with or without
14 # modification, are permitted provided that the following conditions are
15 # met: redistributions of source code must retain the above copyright
16 # notice, this list of conditions and the following disclaimer;
17 # redistributions in binary form must reproduce the above copyright
18 # notice, this list of conditions and the following disclaimer in the
19 # documentation and/or other materials provided with the distribution;
20 # neither the name of the copyright holders nor the names of its
21 # contributors may be used to endorse or promote products derived from
22 # this software without specific prior written permission.
23 #
24 # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
25 # "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
26 # LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
27 # A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
28 # OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
29 # SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
30 # LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
31 # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
32 # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
33 # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
34 # OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
35
36 from m5.params import *
37 from m5.objects.BaseCPU import BaseCPU
38
39 class TraceCPU(BaseCPU):
40 """Trace CPU model which replays traces generated in a prior simulation
41 using DerivO3CPU or its derived classes. It interfaces with L1 caches.
42 """
43 type = 'TraceCPU'
44 cxx_header = "cpu/trace/trace_cpu.hh"
45
46 @classmethod
47 def memory_mode(cls):
48 return 'timing'
49
50 @classmethod
51 def require_caches(cls):
52 return True
53
54 def addPMU(self, pmu = None):
55 pass
56
57 @classmethod
58 def support_take_over(cls):
59 return True
60
61 instTraceFile = Param.String("", "Instruction trace file")
62 dataTraceFile = Param.String("", "Data dependency trace file")
63 sizeStoreBuffer = Param.Unsigned(16, "Number of entries in the store "\
64 "buffer")
65 sizeLoadBuffer = Param.Unsigned(16, "Number of entries in the load buffer")
66 sizeROB = Param.Unsigned(40, "Number of entries in the re-order buffer")
67
68 # Frequency multiplier used to effectively scale the Trace CPU frequency
69 # either up or down. Note that the Trace CPU's clock domain must also be
70 # changed when frequency is scaled. A default value of 1.0 means the same
71 # frequency as was used for generating the traces.
72 freqMultiplier = Param.Float(1.0, "Multiplier scale the Trace CPU "\
73 "frequency up or down")
74
75 # Enable exiting when any one Trace CPU completes execution which is set to
76 # false by default
77 enableEarlyExit = Param.Bool(False, "Exit when any one Trace CPU "\
78 "completes execution")
79
80 # If progress msg interval is set to a non-zero value, it is treated as
81 # the interval of committed instructions at which an info message is
82 # printed.
83 progressMsgInterval = Param.Unsigned(0, "Interval of committed "\
84 "instructions at which to print a"\
85 " progress msg")