2 * Copyright (c) 2004-2005 The Regents of The University of Michigan
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
32 * Emulation of the Tsunami CChip CSRs
35 #ifndef __TSUNAMI_CCHIP_HH__
36 #define __TSUNAMI_CCHIP_HH__
38 #include "base/range.hh"
39 #include "dev/alpha/tsunami.hh"
40 #include "dev/io_device.hh"
41 #include "params/TsunamiCChip.hh"
44 * Tsunami CChip CSR Emulation. This device includes all the interrupt
45 * handling code for the chipset.
47 class TsunamiCChip : public BasicPioDevice
51 * pointer to the tsunami object.
52 * This is our access to all the other tsunami
58 * The dims are device interrupt mask registers.
59 * One exists for each CPU, the DRIR X DIM = DIR
61 uint64_t dim[Tsunami::Max_CPUs];
64 * The dirs are device interrupt registers.
65 * One exists for each CPU, the DRIR X DIM = DIR
67 uint64_t dir[Tsunami::Max_CPUs];
70 * This register contains bits for each PCI interrupt
75 /** Indicator of which CPUs have an IPI interrupt */
78 /** Indicator of which CPUs have an RTC interrupt */
82 typedef TsunamiCChipParams Params;
84 * Initialize the Tsunami CChip by setting all of the
85 * device register to 0.
86 * @param p params struct
88 TsunamiCChip(const Params *p);
93 return dynamic_cast<const Params *>(_params);
96 virtual Tick read(PacketPtr pkt);
98 virtual Tick write(PacketPtr pkt);
101 * post an RTC interrupt to the CPU
106 * post an interrupt to the CPU.
107 * @param interrupt the interrupt number to post (0-64)
109 void postDRIR(uint32_t interrupt);
112 * clear an interrupt previously posted to the CPU.
113 * @param interrupt the interrupt number to post (0-64)
115 void clearDRIR(uint32_t interrupt);
118 * post an ipi interrupt to the CPU.
119 * @param ipintr the cpu number to clear(bitvector)
121 void clearIPI(uint64_t ipintr);
124 * clear a timer interrupt previously posted to the CPU.
125 * @param itintr the cpu number to clear(bitvector)
127 void clearITI(uint64_t itintr);
130 * request an interrupt be posted to the CPU.
131 * @param ipreq the cpu number to interrupt(bitvector)
133 void reqIPI(uint64_t ipreq);
137 * Serialize this object to the given output stream.
138 * @param os The stream to serialize to.
140 virtual void serialize(std::ostream &os);
143 * Reconstruct the state of this object from a checkpoint.
144 * @param cp The checkpoint use.
145 * @param section The section name of this object
147 virtual void unserialize(Checkpoint *cp, const std::string §ion);
151 #endif // __TSUNAMI_CCHIP_HH__