2 * Copyright (c) 2004-2005 The Regents of The University of Michigan
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 * Authors: Andrew Schultz
32 * Device model for an IDE disk
35 #ifndef __IDE_DISK_HH__
36 #define __IDE_DISK_HH__
38 #include "base/statistics.hh"
39 #include "dev/disk_image.hh"
40 #include "dev/ide_atareg.h"
41 #include "dev/ide_ctrl.hh"
42 #include "dev/ide_wdcreg.h"
43 #include "dev/io_device.hh"
44 #include "params/IdeDisk.hh"
45 #include "sim/eventq.hh"
49 #define DMA_BACKOFF_PERIOD 200
51 #define MAX_DMA_SIZE (131072) // 128K
52 #define MAX_MULTSECT (128)
54 #define PRD_BASE_MASK 0xfffffffe
55 #define PRD_COUNT_MASK 0xfffe
56 #define PRD_EOT_MASK 0x8000
58 typedef struct PrdEntry {
68 uint32_t getBaseAddr()
70 return (entry.baseAddr & PRD_BASE_MASK);
73 uint32_t getByteCount()
75 return ((entry.byteCount == 0) ? MAX_DMA_SIZE :
76 (entry.byteCount & PRD_COUNT_MASK));
81 return (entry.endOfTable & PRD_EOT_MASK);
85 #define DATA_OFFSET (0)
86 #define ERROR_OFFSET (1)
87 #define FEATURES_OFFSET (1)
88 #define NSECTOR_OFFSET (2)
89 #define SECTOR_OFFSET (3)
90 #define LCYL_OFFSET (4)
91 #define HCYL_OFFSET (5)
92 #define SELECT_OFFSET (6)
93 #define DRIVE_OFFSET (6)
94 #define STATUS_OFFSET (7)
95 #define COMMAND_OFFSET (7)
97 #define CONTROL_OFFSET (2)
98 #define ALTSTAT_OFFSET (2)
100 #define SELECT_DEV_BIT 0x10
101 #define CONTROL_RST_BIT 0x04
102 #define CONTROL_IEN_BIT 0x02
103 #define STATUS_BSY_BIT 0x80
104 #define STATUS_DRDY_BIT 0x40
105 #define STATUS_DRQ_BIT 0x08
106 #define STATUS_SEEK_BIT 0x10
107 #define STATUS_DF_BIT 0x20
108 #define DRIVE_LBA_BIT 0x40
113 typedef struct CommandReg {
127 typedef enum Events {
137 typedef enum DevAction {
148 ACT_DATA_WRITE_SHORT,
155 typedef enum DevState {
167 // PIO data-in (data to host)
172 // PIO data-out (data from host)
174 Data_Ready_INTRQ_Out,
182 typedef enum DmaState {
188 class PhysicalMemory;
192 * IDE Disk device model
194 class IdeDisk : public SimObject
197 /** The IDE controller for this disk. */
199 /** The image that contains the data of this disk. */
203 /** The disk delay in microseconds. */
207 /** Drive identification structure for this disk */
208 struct ataparams driveID;
209 /** Data buffer for transfers */
211 /** Number of bytes in command data transfer */
213 /** Number of bytes left in command data transfer */
214 uint32_t cmdBytesLeft;
215 /** Number of bytes left in DRQ block */
216 uint32_t drqBytesLeft;
217 /** Current sector in access */
219 /** Command block registers */
221 /** Status register */
223 /** Interrupt enable bit */
229 /** Dma transaction is a read */
231 /** PRD table base address */
234 PrdTableEntry curPrd;
235 /** Device ID (master=0/slave=1) */
237 /** Interrupt pending */
240 Stats::Scalar dmaReadFullPages;
241 Stats::Scalar dmaReadBytes;
242 Stats::Scalar dmaReadTxs;
243 Stats::Scalar dmaWriteFullPages;
244 Stats::Scalar dmaWriteBytes;
245 Stats::Scalar dmaWriteTxs;
248 typedef IdeDiskParams Params;
249 IdeDisk(const Params *p);
252 * Delete the data buffer.
257 * Reset the device state
262 * Register Statistics
267 * Set the controller for this device
268 * @param c The IDE controller
270 void setController(IdeController *c) {
271 if (ctrl) panic("Cannot change the controller once set!\n");
275 // Device register read/write
276 void readCommand(const Addr offset, int size, uint8_t *data);
277 void readControl(const Addr offset, int size, uint8_t *data);
278 void writeCommand(const Addr offset, int size, const uint8_t *data);
279 void writeControl(const Addr offset, int size, const uint8_t *data);
281 // Start/abort functions
282 void startDma(const uint32_t &prdTableBase);
288 // Interrupt management
293 void doDmaTransfer();
294 friend class EventWrapper<IdeDisk, &IdeDisk::doDmaTransfer>;
295 EventWrapper<IdeDisk, &IdeDisk::doDmaTransfer> dmaTransferEvent;
297 void doDmaDataRead();
300 ChunkGenerator *dmaReadCG;
301 friend class EventWrapper<IdeDisk, &IdeDisk::doDmaRead>;
302 EventWrapper<IdeDisk, &IdeDisk::doDmaRead> dmaReadWaitEvent;
304 void doDmaDataWrite();
307 ChunkGenerator *dmaWriteCG;
308 friend class EventWrapper<IdeDisk, &IdeDisk::doDmaWrite>;
309 EventWrapper<IdeDisk, &IdeDisk::doDmaWrite> dmaWriteWaitEvent;
311 void dmaPrdReadDone();
312 friend class EventWrapper<IdeDisk, &IdeDisk::dmaPrdReadDone>;
313 EventWrapper<IdeDisk, &IdeDisk::dmaPrdReadDone> dmaPrdReadEvent;
316 friend class EventWrapper<IdeDisk, &IdeDisk::dmaReadDone>;
317 EventWrapper<IdeDisk, &IdeDisk::dmaReadDone> dmaReadEvent;
320 friend class EventWrapper<IdeDisk, &IdeDisk::dmaWriteDone>;
321 EventWrapper<IdeDisk, &IdeDisk::dmaWriteDone> dmaWriteEvent;
323 // Disk image read/write
324 void readDisk(uint32_t sector, uint8_t *data);
325 void writeDisk(uint32_t sector, uint8_t *data);
327 // State machine management
328 void updateState(DevAction_t action);
331 bool isBSYSet() { return (status & STATUS_BSY_BIT); }
332 bool isIENSet() { return nIENBit; }
337 // clear out the status byte
340 status |= STATUS_DRDY_BIT;
342 status |= STATUS_SEEK_BIT;
345 uint32_t getLBABase()
347 return (Addr)(((cmdReg.head & 0xf) << 24) | (cmdReg.cyl_high << 16) |
348 (cmdReg.cyl_low << 8) | (cmdReg.sec_num));
351 inline Addr pciToDma(Addr pciAddr);
354 * Serialize this object to the given output stream.
355 * @param os The stream to serialize to.
357 void serialize(std::ostream &os);
360 * Reconstruct the state of this object from a checkpoint.
361 * @param cp The checkpoint to use.
362 * @param section The section name describing this object.
364 void unserialize(Checkpoint *cp, const std::string §ion);
368 #endif // __IDE_DISK_HH__