2 * Copyright (c) 2005 The Regents of The University of Michigan
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
32 * Implements a 8250 UART
38 #include "base/inifile.hh"
39 #include "base/str.hh" // for to_number
40 #include "base/trace.hh"
41 #include "dev/simconsole.hh"
42 #include "dev/uart8250.hh"
43 #include "dev/platform.hh"
44 #include "mem/packet.hh"
45 #include "mem/packet_access.hh"
46 #include "sim/builder.hh"
49 using namespace TheISA
;
51 Uart8250::IntrEvent::IntrEvent(Uart8250
*u
, int bit
)
52 : Event(&mainEventQueue
), uart(u
)
54 DPRINTF(Uart
, "UART Interrupt Event Initilizing\n");
59 Uart8250::IntrEvent::description()
61 return "uart interrupt delay event";
65 Uart8250::IntrEvent::process()
67 if (intrBit
& uart
->IER
) {
68 DPRINTF(Uart
, "UART InterEvent, interrupting\n");
69 uart
->platform
->postConsoleInt();
70 uart
->status
|= intrBit
;
71 uart
->lastTxInt
= curTick
;
74 DPRINTF(Uart
, "UART InterEvent, not interrupting\n");
78 /* The linux serial driver (8250.c about line 1182) loops reading from
79 * the device until the device reports it has no more data to
80 * read. After a maximum of 255 iterations the code prints "serial8250
81 * too much work for irq X," and breaks out of the loop. Since the
82 * simulated system is so much slower than the actual system, if a
83 * user is typing on the keyboard it is very easy for them to provide
84 * input at a fast enough rate to not allow the loop to exit and thus
85 * the error to be printed. This magic number provides a delay between
86 * the time the UART receives a character to send to the simulated
87 * system and the time it actually notifies the system it has a
88 * character to send to alleviate this problem. --Ali
91 Uart8250::IntrEvent::scheduleIntr()
93 static const Tick interval
= (Tick
)((Clock::Float::s
/ 2e9
) * 450);
94 DPRINTF(Uart
, "Scheduling IER interrupt for %#x, at cycle %lld\n", intrBit
,
97 schedule(curTick
+ interval
);
99 reschedule(curTick
+ interval
);
103 Uart8250::Uart8250(Params
*p
)
104 : Uart(p
), IER(0), DLAB(0), LCR(0), MCR(0), lastTxInt(0),
105 txIntrEvent(this, TX_INT
), rxIntrEvent(this, RX_INT
)
112 Uart8250::read(PacketPtr pkt
)
114 assert(pkt
->result
== Packet::Unknown
);
115 assert(pkt
->getAddr() >= pioAddr
&& pkt
->getAddr() < pioAddr
+ pioSize
);
116 assert(pkt
->getSize() == 1);
118 Addr daddr
= pkt
->getAddr() - pioAddr
;
121 DPRINTF(Uart
, " read register %#x\n", daddr
);
125 if (!(LCR
& 0x80)) { // read byte
126 if (cons
->dataAvailable())
127 pkt
->set(cons
->in());
129 pkt
->set((uint8_t)0);
130 // A limited amount of these are ok.
131 DPRINTF(Uart
, "empty read of RX register\n");
134 platform
->clearConsoleInt();
136 if (cons
->dataAvailable() && (IER
& UART_IER_RDI
))
137 rxIntrEvent
.scheduleIntr();
138 } else { // dll divisor latch
143 if (!(LCR
& 0x80)) { // Intr Enable Register(IER)
145 } else { // DLM divisor latch MSB
149 case 0x2: // Intr Identification Register (IIR)
150 DPRINTF(Uart
, "IIR Read, status = %#x\n", (uint32_t)status
);
152 if (status
& RX_INT
) /* Rx data interrupt has a higher priority */
154 else if (status
& TX_INT
) {
156 //Tx interrupts are cleared on IIR reads
159 pkt
->set(IIR_NOPEND
);
162 case 0x3: // Line Control Register (LCR)
165 case 0x4: // Modem Control Register (MCR)
167 case 0x5: // Line Status Register (LSR)
170 // check if there are any bytes to be read
171 if (cons
->dataAvailable())
173 lsr
|= UART_LSR_TEMT
| UART_LSR_THRE
;
176 case 0x6: // Modem Status Register (MSR)
177 pkt
->set((uint8_t)0);
179 case 0x7: // Scratch Register (SCR)
180 pkt
->set((uint8_t)0); // doesn't exist with at 8250.
183 panic("Tried to access a UART port that doesn't exist\n");
186 /* uint32_t d32 = *data;
187 DPRINTF(Uart, "Register read to register %#x returned %#x\n", daddr, d32);
189 pkt
->result
= Packet::Success
;
194 Uart8250::write(PacketPtr pkt
)
197 assert(pkt
->result
== Packet::Unknown
);
198 assert(pkt
->getAddr() >= pioAddr
&& pkt
->getAddr() < pioAddr
+ pioSize
);
199 assert(pkt
->getSize() == 1);
201 Addr daddr
= pkt
->getAddr() - pioAddr
;
203 DPRINTF(Uart
, " write register %#x value %#x\n", daddr
, pkt
->get
<uint8_t>());
207 if (!(LCR
& 0x80)) { // write byte
208 cons
->out(pkt
->get
<uint8_t>());
209 platform
->clearConsoleInt();
211 if (UART_IER_THRI
& IER
)
212 txIntrEvent
.scheduleIntr();
213 } else { // dll divisor latch
218 if (!(LCR
& 0x80)) { // Intr Enable Register(IER)
219 IER
= pkt
->get
<uint8_t>();
220 if (UART_IER_THRI
& IER
)
222 DPRINTF(Uart
, "IER: IER_THRI set, scheduling TX intrrupt\n");
223 if (curTick
- lastTxInt
>
224 (Tick
)((Clock::Float::s
/ 2e9
) * 450)) {
225 DPRINTF(Uart
, "-- Interrupting Immediately... %d,%d\n",
227 txIntrEvent
.process();
229 DPRINTF(Uart
, "-- Delaying interrupt... %d,%d\n",
231 txIntrEvent
.scheduleIntr();
236 DPRINTF(Uart
, "IER: IER_THRI cleared, descheduling TX intrrupt\n");
237 if (txIntrEvent
.scheduled())
238 txIntrEvent
.deschedule();
240 platform
->clearConsoleInt();
244 if ((UART_IER_RDI
& IER
) && cons
->dataAvailable()) {
245 DPRINTF(Uart
, "IER: IER_RDI set, scheduling RX intrrupt\n");
246 rxIntrEvent
.scheduleIntr();
248 DPRINTF(Uart
, "IER: IER_RDI cleared, descheduling RX intrrupt\n");
249 if (rxIntrEvent
.scheduled())
250 rxIntrEvent
.deschedule();
252 platform
->clearConsoleInt();
255 } else { // DLM divisor latch MSB
259 case 0x2: // FIFO Control Register (FCR)
261 case 0x3: // Line Control Register (LCR)
262 LCR
= pkt
->get
<uint8_t>();
264 case 0x4: // Modem Control Register (MCR)
265 if (pkt
->get
<uint8_t>() == (UART_MCR_LOOP
| 0x0A))
268 case 0x7: // Scratch Register (SCR)
269 // We are emulating a 8250 so we don't have a scratch reg
272 panic("Tried to access a UART port that doesn't exist\n");
275 pkt
->result
= Packet::Success
;
280 Uart8250::dataAvailable()
282 // if the kernel wants an interrupt when we have data
283 if (IER
& UART_IER_RDI
)
285 platform
->postConsoleInt();
292 Uart8250::addressRanges(AddrRangeList
&range_list
)
294 assert(pioSize
!= 0);
296 range_list
.push_back(RangeSize(pioAddr
, pioSize
));
302 Uart8250::serialize(ostream
&os
)
304 SERIALIZE_SCALAR(status
);
305 SERIALIZE_SCALAR(IER
);
306 SERIALIZE_SCALAR(DLAB
);
307 SERIALIZE_SCALAR(LCR
);
308 SERIALIZE_SCALAR(MCR
);
310 if (rxIntrEvent
.scheduled())
311 rxintrwhen
= rxIntrEvent
.when();
315 if (txIntrEvent
.scheduled())
316 txintrwhen
= txIntrEvent
.when();
319 SERIALIZE_SCALAR(rxintrwhen
);
320 SERIALIZE_SCALAR(txintrwhen
);
324 Uart8250::unserialize(Checkpoint
*cp
, const std::string
§ion
)
326 UNSERIALIZE_SCALAR(status
);
327 UNSERIALIZE_SCALAR(IER
);
328 UNSERIALIZE_SCALAR(DLAB
);
329 UNSERIALIZE_SCALAR(LCR
);
330 UNSERIALIZE_SCALAR(MCR
);
333 UNSERIALIZE_SCALAR(rxintrwhen
);
334 UNSERIALIZE_SCALAR(txintrwhen
);
336 rxIntrEvent
.schedule(rxintrwhen
);
338 txIntrEvent
.schedule(txintrwhen
);
341 BEGIN_DECLARE_SIM_OBJECT_PARAMS(Uart8250
)
343 Param
<Addr
> pio_addr
;
344 Param
<Tick
> pio_latency
;
345 SimObjectParam
<Platform
*> platform
;
346 SimObjectParam
<SimConsole
*> sim_console
;
347 SimObjectParam
<System
*> system
;
349 END_DECLARE_SIM_OBJECT_PARAMS(Uart8250
)
351 BEGIN_INIT_SIM_OBJECT_PARAMS(Uart8250
)
353 INIT_PARAM(pio_addr
, "Device Address"),
354 INIT_PARAM_DFLT(pio_latency
, "Programmed IO latency", 1000),
355 INIT_PARAM(platform
, "platform"),
356 INIT_PARAM(sim_console
, "The Simulator Console"),
357 INIT_PARAM(system
, "system object")
359 END_INIT_SIM_OBJECT_PARAMS(Uart8250
)
361 CREATE_SIM_OBJECT(Uart8250
)
363 Uart8250::Params
*p
= new Uart8250::Params
;
364 p
->name
= getInstanceName();
365 p
->pio_addr
= pio_addr
;
366 p
->pio_delay
= pio_latency
;
367 p
->platform
= platform
;
368 p
->cons
= sim_console
;
370 return new Uart8250(p
);
373 REGISTER_SIM_OBJECT("Uart8250", Uart8250
)