2 * Copyright (c) 2005 The Regents of The University of Michigan
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
32 * Implements a 8250 UART
38 #include "base/inifile.hh"
39 #include "base/str.hh" // for to_number
40 #include "base/trace.hh"
41 #include "config/the_isa.hh"
42 #include "debug/Uart.hh"
43 #include "dev/platform.hh"
44 #include "dev/terminal.hh"
45 #include "dev/uart8250.hh"
46 #include "mem/packet.hh"
47 #include "mem/packet_access.hh"
50 using namespace TheISA
;
52 Uart8250::IntrEvent::IntrEvent(Uart8250
*u
, int bit
)
55 DPRINTF(Uart
, "UART Interrupt Event Initilizing\n");
60 Uart8250::IntrEvent::description() const
62 return "uart interrupt delay";
66 Uart8250::IntrEvent::process()
68 if (intrBit
& uart
->IER
) {
69 DPRINTF(Uart
, "UART InterEvent, interrupting\n");
70 uart
->platform
->postConsoleInt();
71 uart
->status
|= intrBit
;
72 uart
->lastTxInt
= curTick();
75 DPRINTF(Uart
, "UART InterEvent, not interrupting\n");
79 /* The linux serial driver (8250.c about line 1182) loops reading from
80 * the device until the device reports it has no more data to
81 * read. After a maximum of 255 iterations the code prints "serial8250
82 * too much work for irq X," and breaks out of the loop. Since the
83 * simulated system is so much slower than the actual system, if a
84 * user is typing on the keyboard it is very easy for them to provide
85 * input at a fast enough rate to not allow the loop to exit and thus
86 * the error to be printed. This magic number provides a delay between
87 * the time the UART receives a character to send to the simulated
88 * system and the time it actually notifies the system it has a
89 * character to send to alleviate this problem. --Ali
92 Uart8250::IntrEvent::scheduleIntr()
94 static const Tick interval
= 225 * SimClock::Int::ns
;
95 DPRINTF(Uart
, "Scheduling IER interrupt for %#x, at cycle %lld\n", intrBit
,
96 curTick() + interval
);
98 uart
->schedule(this, curTick() + interval
);
100 uart
->reschedule(this, curTick() + interval
);
104 Uart8250::Uart8250(const Params
*p
)
105 : Uart(p
), IER(0), DLAB(0), LCR(0), MCR(0), lastTxInt(0),
106 txIntrEvent(this, TX_INT
), rxIntrEvent(this, RX_INT
)
112 Uart8250::read(PacketPtr pkt
)
114 assert(pkt
->getAddr() >= pioAddr
&& pkt
->getAddr() < pioAddr
+ pioSize
);
115 assert(pkt
->getSize() == 1);
117 Addr daddr
= pkt
->getAddr() - pioAddr
;
120 DPRINTF(Uart
, " read register %#x\n", daddr
);
124 if (!(LCR
& 0x80)) { // read byte
125 if (term
->dataAvailable())
126 pkt
->set(term
->in());
128 pkt
->set((uint8_t)0);
129 // A limited amount of these are ok.
130 DPRINTF(Uart
, "empty read of RX register\n");
133 platform
->clearConsoleInt();
135 if (term
->dataAvailable() && (IER
& UART_IER_RDI
))
136 rxIntrEvent
.scheduleIntr();
137 } else { // dll divisor latch
142 if (!(LCR
& 0x80)) { // Intr Enable Register(IER)
144 } else { // DLM divisor latch MSB
148 case 0x2: // Intr Identification Register (IIR)
149 DPRINTF(Uart
, "IIR Read, status = %#x\n", (uint32_t)status
);
151 if (status
& RX_INT
) /* Rx data interrupt has a higher priority */
153 else if (status
& TX_INT
) {
155 //Tx interrupts are cleared on IIR reads
158 pkt
->set(IIR_NOPEND
);
161 case 0x3: // Line Control Register (LCR)
164 case 0x4: // Modem Control Register (MCR)
167 case 0x5: // Line Status Register (LSR)
170 // check if there are any bytes to be read
171 if (term
->dataAvailable())
173 lsr
|= UART_LSR_TEMT
| UART_LSR_THRE
;
176 case 0x6: // Modem Status Register (MSR)
177 pkt
->set((uint8_t)0);
179 case 0x7: // Scratch Register (SCR)
180 pkt
->set((uint8_t)0); // doesn't exist with at 8250.
183 panic("Tried to access a UART port that doesn't exist\n");
186 /* uint32_t d32 = *data;
187 DPRINTF(Uart, "Register read to register %#x returned %#x\n", daddr, d32);
189 pkt
->makeAtomicResponse();
194 Uart8250::write(PacketPtr pkt
)
197 assert(pkt
->getAddr() >= pioAddr
&& pkt
->getAddr() < pioAddr
+ pioSize
);
198 assert(pkt
->getSize() == 1);
200 Addr daddr
= pkt
->getAddr() - pioAddr
;
202 DPRINTF(Uart
, " write register %#x value %#x\n", daddr
, pkt
->get
<uint8_t>());
206 if (!(LCR
& 0x80)) { // write byte
207 term
->out(pkt
->get
<uint8_t>());
208 platform
->clearConsoleInt();
210 if (UART_IER_THRI
& IER
)
211 txIntrEvent
.scheduleIntr();
212 } else { // dll divisor latch
217 if (!(LCR
& 0x80)) { // Intr Enable Register(IER)
218 IER
= pkt
->get
<uint8_t>();
219 if (UART_IER_THRI
& IER
)
221 DPRINTF(Uart
, "IER: IER_THRI set, scheduling TX intrrupt\n");
222 if (curTick() - lastTxInt
> 225 * SimClock::Int::ns
) {
223 DPRINTF(Uart
, "-- Interrupting Immediately... %d,%d\n",
224 curTick(), lastTxInt
);
225 txIntrEvent
.process();
227 DPRINTF(Uart
, "-- Delaying interrupt... %d,%d\n",
228 curTick(), lastTxInt
);
229 txIntrEvent
.scheduleIntr();
234 DPRINTF(Uart
, "IER: IER_THRI cleared, descheduling TX intrrupt\n");
235 if (txIntrEvent
.scheduled())
236 deschedule(txIntrEvent
);
238 platform
->clearConsoleInt();
242 if ((UART_IER_RDI
& IER
) && term
->dataAvailable()) {
243 DPRINTF(Uart
, "IER: IER_RDI set, scheduling RX intrrupt\n");
244 rxIntrEvent
.scheduleIntr();
246 DPRINTF(Uart
, "IER: IER_RDI cleared, descheduling RX intrrupt\n");
247 if (rxIntrEvent
.scheduled())
248 deschedule(rxIntrEvent
);
250 platform
->clearConsoleInt();
253 } else { // DLM divisor latch MSB
257 case 0x2: // FIFO Control Register (FCR)
259 case 0x3: // Line Control Register (LCR)
260 LCR
= pkt
->get
<uint8_t>();
262 case 0x4: // Modem Control Register (MCR)
263 if (pkt
->get
<uint8_t>() == (UART_MCR_LOOP
| 0x0A))
266 case 0x7: // Scratch Register (SCR)
267 // We are emulating a 8250 so we don't have a scratch reg
270 panic("Tried to access a UART port that doesn't exist\n");
273 pkt
->makeAtomicResponse();
278 Uart8250::dataAvailable()
280 // if the kernel wants an interrupt when we have data
281 if (IER
& UART_IER_RDI
)
283 platform
->postConsoleInt();
290 Uart8250::getAddrRanges() const
292 AddrRangeList ranges
;
293 ranges
.push_back(RangeSize(pioAddr
, pioSize
));
298 Uart8250::serialize(ostream
&os
)
300 SERIALIZE_SCALAR(status
);
301 SERIALIZE_SCALAR(IER
);
302 SERIALIZE_SCALAR(DLAB
);
303 SERIALIZE_SCALAR(LCR
);
304 SERIALIZE_SCALAR(MCR
);
306 if (rxIntrEvent
.scheduled())
307 rxintrwhen
= rxIntrEvent
.when();
311 if (txIntrEvent
.scheduled())
312 txintrwhen
= txIntrEvent
.when();
315 SERIALIZE_SCALAR(rxintrwhen
);
316 SERIALIZE_SCALAR(txintrwhen
);
320 Uart8250::unserialize(Checkpoint
*cp
, const std::string
§ion
)
322 UNSERIALIZE_SCALAR(status
);
323 UNSERIALIZE_SCALAR(IER
);
324 UNSERIALIZE_SCALAR(DLAB
);
325 UNSERIALIZE_SCALAR(LCR
);
326 UNSERIALIZE_SCALAR(MCR
);
329 UNSERIALIZE_SCALAR(rxintrwhen
);
330 UNSERIALIZE_SCALAR(txintrwhen
);
332 schedule(rxIntrEvent
, rxintrwhen
);
334 schedule(txIntrEvent
, txintrwhen
);
338 Uart8250Params::create()
340 return new Uart8250(this);